



Apple IIc Technical Reference Manual



Includes ROM Listings for Memory Expandable IIc

## Apple<sup>®</sup> Technical Library Titles for the Apple IIe and IIc The Official Publications from Apple Computer, Inc.

Apple IIe and Apple IIc programmers, developers, and enthusiasts will find a wealth of information in the Apple Technical Library, an ongoing series of comprehensive reference manuals. The first volumes in the Library contained detailed information about the Apple IIe and Apple IIc computers. They describe the hardware, firmware, the ProDOS 8 operating system, and the Applesoft BASIC programming language found in Apple IIe and IIc computers.


These books, written and produced by Apple Computer, Inc., provide definitive references for those interested in getting the most out of their Apple IIe or IIc.

Apple Technical Library Titles for the Apple IIe and IIc include:

Apple IIe Technical Reference
Apple IIc Technical Reference
Applesoft Tutorial
Applesoft BASIC Programmer's Reference
Manual
ProDOS 8 Technical Reference
BASIC Programming with ProDOS
Apple Numerics Manual
ImageWriter II Technical Reference
Manual



# Apple<sub>®</sub> II Apple IIc Technical Reference Manual



# ♣

### Addison-Wesley Publishing Company, Inc.

Reading, Massachusetts Menlo Park, California Don Mills, Ontario Wokingham, England Amsterdam Bonn Sydney Singapore Tokyo Madrid Bogotá Santiago San Juan

### APPLE COMPUTER, INC.

Copyright © 1984, 1986 by Apple Computer, Inc.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without prior written permission of Apple Computer, Inc. Printed in the United States of America.

Apple, the Apple logo, ProDOS, and LaserWriter are registered trademarks of Apple Computer, Inc.

Macintosh is a trademark of Apple Computer, Inc.

Microsoft is a registered trademark of Microsoft Corporation.

POSTSCRIPT is a trademark of Adobe Systems Incorporated.

ITC Garamond, ITC Avant Garde Gothic, and ITC Zapf Dingbats are registered trademarks of International Typeface Corporation.

Simultaneously published in the United States and Canada.

ISBN 0-201-17752-8 ABCDEFGHIJ-DO-89876 First printing, March 1987

### WARRANTY INFORMATION

ALL IMPLIED WARRANTIES ON THIS MANUAL, INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE LIMITED IN DURATION TO NINETY (90) DAYS FROM THE DATE OF THE ORIGINAL RETAIL PURCHASE OF THIS PRODUCT.

Even though Apple has reviewed this manual, APPLE MAKES NO WARRANTY OR REPRESENTA-TION, EITHER EXPRESS OR IMPLIED, WITH RESPECT TO THIS MANUAL, ITS QUALITY, ACCURACY, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE. AS A RESULT, THIS MANUAL IS SOLD "AS IS," AND YOU, THE PURCHASER, ARE ASSUMING THE ENTIRE RISK AS TO ITS QUALITY AND ACCURACY.

IN NO EVENT WILL APPLE BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES RESULTING FROM ANY DEFECT OR INACCURACY IN THIS MANUAL, even if advised of the possibility of such damages. THE WARRANTY AND REMEDIES SET FORTH ABOVE ARE EXCLU-SIVE AND IN LIEU OF ALL OTHERS, ORAL OR WRITTEN, EXPRESS OR IMPLIED. No Apple dealer, agent, or employee is authorized to make any modification, extension, or addition to this warranty.

Some states do no allow the exclusion or limitation of implied warranties or liability for incidental or consequential damages, so the above limitation or exclusion may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.



### Figures and tables xiv

### Preface About This Manual xxi

Contents of this manual xxi The Apple IIc family xxiii Identifying your Apple IIc xxiii The original Apple IIc xxiv The UniDisk 3.5 Apple IIc xxiv The memory expansion Apple IIc xxiv Conventions used in this manual xxv

### Chapter 1 Introduction 1

The outside of the machine 2 The keyboard 3 Features 3 Special function keys 4 Cursor movement keys 4 Modifier keys 5 The 80/40 switch 5 The keyboard switch 6 Disk-use and power lights 7 The speaker 8 The built-in disk drive 8 The back panel 9 The inside of the machine 11 The internal voltage converter 11 The main logic board 12 The other circuit boards 15

### Chapter 2 Memory Organization and Control 17

The 65C02 microprocessor 18 Overview of the address space 20 Memory map and memory switching 20 Main RAM addresses (\$0000-\$BFFF and \$D000-\$FFFF) 22 Auxiliary RAM addresses (\$0000-BFFF and \$D000-\$FFFF) 22 ROM addresses (\$C100-\$FFFF) 22 Hardware addresses (\$C000-\$C0FF) 23 Bank-switched memory 24 Page allocations 26 Page \$00 (one-byte addresses) 26 Page \$01 (the 65C02 stack) 26 Pages \$D0-\$FF (ROM and RAM) 26 Using bank selector switches 27 48K memory 36 Page allocations 36 Page \$02 (the input buffer) 36 Page \$03 (global storage and vectors) 36 Pages \$04-\$07 (text and low-resolution Page 1) 36 Pages \$08-\$0B (text and low-resolution Page 2) 38 Pages \$08 (communication port buffers) 38 Pages \$20-\$3F (high-resolution Page 1) 38 Pages \$40-\$5F (high-resolution Page 2) 39 Using 48K memory switches 39 Transfers between main and auxiliary memory 42 Transferring data 42 Transferring control 43 Using display memory switches 44 The reset routine 49 The cold-start procedure (power on) 51 The warm-start procedure (Control-Reset) 51 Forced cold start (Open Apple-Control-Reset) 52 The reset vector 52

### Chapter 3 Introduction to Apple IIc I/O 55

The standard I/O links 56 Standard input features 58 RdKey subroutine 58 KeyIn subroutine 58 GetLn subroutine 59 Escape codes with GetLn 60 Editing with GetLn 63 Cancel line 63 Backspace 63 Retype 63

iv Contents

Standard output features 64 COut subroutine 64 Control characters with COut1 65 Control characters with C3COut1 65 The stop-list feature 67 The text window 68 Normal, inverse, and flashing text 69 Primary character set display 70 Alternate character set display 70 Port I/O 71 Standard link entry points 71 Firmware protocol 72 Port I/O space 73 Port ROM space 73 Expansion ROM space 74 Port screen hole RAM space 74 Interrupts 75

### Chapter 4 Keyboard and Speaker 77

Keyboard input 78
Reading the keyboard 78
Monitor firmware support for keyboard input 82
Speaker output 82
Using the speaker 83
Monitor firmware support for speaker output 84

### Chapter 5 Video Display Output 85

Video display specifications 87 Text modes 88 Text character sets 88 MouseText 90 40-column versus 80-column text 91 Graphics modes 94 Low-resolution graphics 94 High-resolution graphics 95 Double high-resolution graphics 97 Mixed-mode displays 98 Display pages 99 Display mode switching 101 Display page maps 105 Monitor support for video display output 112 I/O firmware support for video display output 116

Chapter 6 Block Device I/O 119

Disk drive I/O 120 Startup 121 Cold start 121 Warm start 123 Memory expansion card I/O 123 The Smartport I/O interface 123 Locating the Smartport 124 Issuing a call to the Smartport 125 Cautions 126 Descriptions of the Smartport calls 126 STATUS 128 Parameter descriptions 128 Possible errors 132 **READ BLOCK 132** Parameter descriptions 133 Possible errors 133 WRITE BLOCK 134 Parameter descriptions 134 Possible errors 135 FORMAT 135 Parameter descriptions 135 Possible errors 136 CONTROL 136 Parameter descriptions 136 Possible errors 139 INIT 139 Parameter descriptions 140 Possible errors 140 **OPEN** 140 Parameter descriptions 140 Possible errors 141 CLOSE 141 Parameter descriptions 141 Possible errors 142 **READ** 142 Parameter descriptions 142 Possible errors 143 WRITE 143 Parameter descriptions 144 Possible errors 144 An example: issuing a Smartport call 145 Summary of commands and parameters 149 Summary of error codes 150

### Chapter 7 Sei

### Serial I/O Port 1 153

Using serial port 1 155 Characteristics of port 1 at startup 159 Hardware page locations for port 1 159 I/O firmware support for port 1 160 Screen hole locations for port 1 160 Changing port 1 characteristics 161 Data format and baud rate 163 Carriage return and line feed 164 Sending special characters 165 Displaying output on the screen 165

### Chapter 8 Serial I/O Port 2 167

Using serial port 2 169 Characteristics of port 2 at startup 173 Hardware page locations for port 2 173 I/O firmware support for port 2 174 Screen hole locations for port 2 174 Changing port 2 characteristics 176 Data format and baud rate 177 Carriage return and line feed 179 Routing input and output 179 Half-duplex operation 180 Full-duplex operation 182 Terminal mode 184

### Chapter 9 Mouse and Game Input 185

Mouse input 186
Mouse connector signals 187
Mouse operating modes 187
Transparent mode 187
Movement interrupt mode 188
Movement/button interrupt mode 188
Vertical blanking active modes 188
Mouse soft switches 189
I/O firmware support for mouse input 191
Pascal support 195
BASIC and assembly-language support 195
Screen holes 196
Using the mouse as a hand controller 198

Game input 198 The hand controller connector signals 199 Switch inputs (Sw0 and Sw1) 200 Analog inputs (Pdl0 and Pdl1) 200 Monitor support for game input 201

### Chapter 10 Using the Monitor 203

Invoking the Monitor 204 Syntax of Monitor commands 205 Monitor memory commands 205 Examining memory contents 206 Memory dump 206 Changing memory contents 208 Changing one byte 208 Changing consecutive locations 209 Moving data in memory 210 Comparing data in memory 211 Monitor register commands 212 Changing registers 213 Examining registers 213 Miscellaneous Monitor commands 213 Display inverse and normal 214 Back to BASIC 214 Redirecting input and output 215 Hexadecimal arithmetic 215 Advanced operations 216 Multiple-command lines 216 Filling memory 216 Repeating commands 217 Creating your own commands 218 Machine-language programs 219 Running a program 219 Disassembled programs 220 The STEP and TRACE commands 221 The Mini-Assembler 223 Starting the Mini-Assembler 223 Using the Mini-Assembler 224 Mini-Assembler instruction formats 226 Summary of Monitor commands 227 Examining memory 227 Changing the contents of memory 227 Moving and comparing 227 The Register command 228 Miscellaneous Monitor commands 228 Running and listing programs 229

### Chapter 11 Hardware Implementation 231

Environmental specifications 232 Power requirements 233 The external power supply 233 The external power connector 234 The internal converter 234 Apple IIc overall block diagram 235 The 65C02 microprocessor 237 65C02 block diagram 237 65C02 timing 239 The custom integrated circuits 241 The memory management unit (MMU) 241 The input/output unit (IOU) 243 The timing generator (TMG) 245 The general logic unit (GLU) 245 The disk controller unit (IWM) 247 Memory addressing 248 ROM addressing 249 RAM addressing 251 Dynamic RAM refreshment 251 Dynamic RAM timing 252 The keyboard 254 The speaker 256 Volume control 256 Output jack 256 The video display 257 The video counters 257 Display memory addressing 258 Display address mapping 258 Video display modes 261 Text displays 263 Low-resolution display 266 High-resolution display 267 Double high-resolution display 269 Video output signals 270 Monitor output 270 Video expansion output 271 Disk I/O 273 Serial I/O 274 ACIA control register 278 ACIA command register 280 ACIA status register 281 ACIA transmit/receive register 282

Mouse input 282 Hand controller input 287 Memory expansion card 291 Schematic diagrams 291

### Appendix A The 65C02 Microprocessor 297

Differences between 6502 and 65C02 297 Differing cycle times 297 Differing instruction results 298 Data sheet 298

### Appendix B Memory Map 308

Page \$00 308 Page \$03 312 Screen holes 312 The hardware page 316

### Appendix C Important Firmware Locations 322

The tables 322 Port addresses 323 Other video and I/O firmware addresses 326 Applesoft BASIC interpreter addresses 326 Monitor addresses 326

### Appendix D Operating Systems and Languages 328

Operating systems 328 ProDOS 328 DOS 328 Pascal Operating System 329 Languages 329 Applesoft BASIC 329 Integer BASIC 330 Pascal 330 Fortran 330 Logo II 330

### Appendix E Interrupts 331

Introduction 331 What is an interrupt? 331 Interrupts on Apple II computers 332 Interrupt handling on the 65C02 333 The interrupt vector at \$FFFE 333

The built-in interrupt handler 334 Saving the memory configuration 335 Managing main and auxiliary stacks 336 User's interrupt handler at \$03FE 336 Handling break instructions 337 Sources of interrupts 338 Firmware handling of interrupts 339 Firmware for mouse and VBL 339 Firmware for keyboard interrupts 340 Using keyboard buffering firmware 341 Using keyboard interrupts through firmware 342 Using external interrupts through firmware 342 Firmware for serial interrupts 343 Using serial buffering transparently 343 Using serial interrupts through firmware 344 Transmitting serial data 344 A loophole in the firmware 345 Bypassing the interrupt firmware 345 Using mouse interrupts without the firmware 345 Using ACIA interrupts without the firmware 347

### Appendix F

### Apple II Series Differences 348

Overview 348 Type of processor 350 Machine indentification 350 Memory structure 351 Amount and address ranges of RAM 351 Amount and address ranges of ROM 351 Peripheral-card memory spaces 352 Hardware addresses 353 \$C000-\$C00F 353 \$C010-\$C01F 353 \$C020-\$C02F 354 \$C030-\$C03F 354 \$C040-\$C04F 354 \$C050-\$C05F 354 \$C060-\$C06F 355 \$C070-\$C07F 355 \$C080-\$C08F 356 \$C090-\$C0FF 356

Monitors 356

I/O in general 357 DMA transfers 357 Slots versus ports 357 Interrupts 357 The keyboard 357 Keys, switches, and lights 358 Character sets 358 The speaker 359 The video display 359 Character sets 359 MouseText 360 Vertical blanking 360 Display modes 360 Disk I/O 361 Serial I/O 361 Serial ports versus serial cards 361 Serial I/O buffers 362 Mouse and hand controllers 363 Mouse input 363 Hand controller input and output 363 Cassette I/O 364 Hardware 365 Power 365 Custom chips 365

Appendix G

### **USA and International Models 366**

Keyboard layouts and codes 366 USA standard (Sholes) keyboard 367 USA simplified (Dvorak) keyboard 370 ISO layout of USA keyboard 371 English keyboard 372 French keyboard 373 Canadian keyboard 375 German keyboard 376 Italian keyboard 378 Western Spanish keyboard 380 ASCII character sets 381 Certification 383 Product safety 383 Important safety instructions 383 Power supply specifications 383

### Appendix H Conversion Tables 384

Bits and bytes 384 Hexadecimal and decimal 387 Hexadecimal and negative decimal 388 Peripheral identification numbers 389 Eight-bit code conversions 391

Appendix | Firmware Listings 396

Glossary 509 Bibliography 533 Index 535 Tell Apple Card

### Figures and tables

Chapter 1 Intr

Introduction 1

Figure 1-1	Apple IIc external features, front 2
U	• •
Figure 1-2	Apple IIc external features, back 2
Figure 1-3	Front of Apple IIc with standard USA keyboard 3
Figure 1-4	USA standard (or Sholes) keyboard,
	keyboard switch up 6
Figure 1-5	USA simplified (or Dvorak) keyboard,
	keyboard switch down 7
Figure 1-6	Speaker, volume control, and audio output jack 8
Figure 1-7	Built-in disk drive 9
Figure 1-8	Back panel connectors 10
Figure 1-9	Inside the machine 11
Figure 1-10	Power supply and voltage converter 12
Figure 1-11	Original and UniDisk 3.5 IIc main logic board 13
Figure 1-12	Memory expansion IIc main logic board 14
Table 1-1	Keyboard specifications

### Chapter 2 Memory Organization and Control 17

- Figure 2-1 Internal model of the 65C02 microprocessor 19
- Figure 2-2 Apple IIc memory map 21
- Figure 2-3 Bank-switched memory map 25
- Figure 2-4 Read ROM 29
- Figure 2-5 Read ROM, write RAM, and use first \$D0 bank 30
- Figure 2-6 Read ROM, write RAM, and use second \$D0 bank 31
- Figure 2-7 Read RAM and use first \$D0 bank 32
- Figure 2-8 Read RAM and use second \$D0 bank 33
- Figure 2-9 Read and write RAM and use first \$D0 bank 34
- Figure 2-10 Read and write RAM and use second \$D0 bank 35
- Figure 2-11 48K memory map 37
- Figure 2-12 48K RAM selection, split pairs 40
- Figure 2-13 48K RAM selection, one side only 41
- Figure 2-14 Page2 selections, 80Store on and HiRes off 47
- Figure 2-15 Page2 selections, 80Store on and HiRes on 48
- Figure 2-16 Reset routine flowchart 49
- Table 2-1Bank selector switches28

Table 2-2	48K memory switches 39
Table 2-3	48K RAM transfer routines 42
Table 2-4	Parameters for MoveAux routine 43
Table 2-5	Parameters for XFer routine 43
Table 2-6	Display memory switches 45
Table 2-7	Page \$03 vectors 50

### Chapter 3 Introduction to Apple IIc I/O 55

Table 3-1	Prompt characters 59
Table 3-2	Escape codes with GetLn 61
Table 3-3	Control characters with COut1 65
Table 3-4	Control characters with C3COut1 66
Table 3-5	Text window memory locations 69
Table 3-6	Port characteristics 71
Table 3-7	Firmware protocol locations 72
Table 3-8	Port I/O locations 73
Table 3-9	Port screen hole memory locations 74

### Chapter 4 Keyboard and Speaker 77

Table 4-1	Keyboard input characteristics	79
Table 4-2	Keys and ASCII codes 80	
Table 4-3	Speaker output characteristics	83

### Chapter 5 Video Display Output 85

Figure 5-1	MouseText characters 91
Figure 5-2	40-column and 80-column text
	with alternate character set 92
Figure 5-3	Text mode characteristics and switching 93
Figure 5-4	High-resolution display bits 96
Figure 5-5	Map of 40-column text display 107
Figure 5-6	Map of 80-column text display 108
Figure 5-7	Map of low-resolution graphics display 109
Figure 5-8	Map of high-resolution graphics display 110
Figure 5-9	Map of double high-resolution graphics display 111
Table 5-1	Video output port characteristics 86
Table 5-2	Video display specifications 87
Table 5-3	Display character sets 89
Table 5-4	Low-resolution graphics colors 94
Table 5-5	High-resolution graphics colors 97
Table 5-6	Double high-resolution graphics colors 99
Table 5-7	Video display page locations 101
Table 5-8	Display soft switches 102

	Table 5-9 Table 5-10 Table 5-11 Table 5-12 Table 5-13	Display modes supported by firmware, including Applesoft 104 Other display modes 104 Monitor firmware routines 112 Port 3 firmware protocol table 116 Pascal video control functions 117
Chapter 6	Block Device	1/0 119
	Figure 6-1 Table 6-1	Summary of Smartport calls 149 Disk I/O port characteristics 120
Chapter 7	Serial I/O Por	1 153
	Figure 7-1 Figure 7-2 Table 7-1 Table 7-2 Table 7-3 Table 7-4 Table 7-5	Diagram of port 1 characteristics storage 162 Data format 163 Serial port 1 characteristics 154 Printer port commands 155 Port 1 hardware page locations 159 Port 1 I/O firmware protocol 160 Port 1 screen hole locations 160
Chapter 8	Serial I/O Por	t 2 167
	Figure 8-1 Figure 8-2 Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Table 8-1 Table 8-2 Table 8-3 Table 8-4 Table 8-5	Diagram of port 2 characteristics storage 177 Devices in a typical communication setup 178 Effect of IN#2 180 Effect of IN#2 and T command, half duplex 18 Effect of IN#2 and T command, full-duplex terminal 182 Effect of IN#2, PR#2, and T command, full-duplex host 183 Serial port 2 characteristics 168 Modem port commands 170 Port 2 hardware page locations 174 Port 2 I/O firmware protocol 174 Port 2 screen hole locations 175
Chapter 9	Mouse and G	ame Input 185
	Table 9-1 Table 9-2 Table 9-3 Table 9-4 Table 9-5	Mouse input port characteristics 186 Mouse soft switches 189 Mouse firmware routines 193 Mouse port I/O firmware protocol 195 Mouse port screen hole locations 197

181

### Chapter 10 Using the Monitor 203

Table 10-1 Mini-Assembler address formats 226

### Chapter 11 Hardware Implementation 231

Figure 11-1	External power connector 234
Figure 11-2	Apple IIc block diagram 236
Figure 11-3	65C02 block diagram 238
Figure 11-4	65C02 timing signals 240
Figure 11-5	MMU pinouts 242
Figure 11-6	IOU pinouts 243
Figure 11-7	TMG pinouts 245
Figure 11-8	GLU pinouts 246
Figure 11-9	IWM pinouts 247
Figure 11-10	Memory bus organization 249
Figure 11-11	23128 ROM pinouts 249
Figure 11-12	2316 ROM pinouts 250
Figure 11-13	2364 pinouts 250
Figure 11-14	64K RAM pinouts 251
Figure 11-15	RAM timing signals 253
Figure 11-16	Keyboard circuit diagram 254
Figure 11-17	Keyboard signals 255
Figure 11-18	Speaker circuit diagram 256
Figure 11-19	Display address transformation 260
Figure 11-20	40-column text display memory 261
Figure 11-21	Video display circuits 262
Figure 11-22	7-MHz video timing signals: 40-column,
0	low-resolution, and high-resolution display 264
Figure 11-23	14-MHz video timing signals: 80-column
2 <b>-</b> 0	and double high-resolution display 265
Figure 11-24	Video output back panel connectors 270
Figure 11-25	Video expansion connector pinouts 272
Figure 11-26	Disk drive connector 274
Figure 11-27	Serial port circuits 275
Figure 11-28	6551 ACIA block diagram 276
Figure 11-29	6551 pinouts 277
Figure 11-30	Serial port connectors 278
Figure 11-31	ACIA control register 279
Figure 11-32	ACIA command register 280
Figure 11-33	ACIA status register 281
Figure 11-34	Sample mouse waveform 283
Figure 11-35	Mouse movement and direction waveforms 283
Figure 11-36	Mouse connector 284
Figure 11-37	Mouse circuits 285
Figure 11-38	Mouse button signals 286

T' 11 20	11
Figure 11-39	Hand controller connector 287
Figure 11-40	How to connect switch inputs 288
Figure 11-41	Hand controller circuits 288
Figure 11-42	Hand controller signals 289
Figure 11-43	Memory expansion card connector
	pinout diagram 291
Figure 11-44	Apple IIc schematic diagram 292
Table 11-1	Environmental specifications 232
Table 11-2	Power supply specifications 233
Table 11-3	External power connector signals 234
Table 11-4	Internal converter specifications 234
Table 11-5	65C02 microprocessor specifications 239
Table 11-6	65C02 timing signal descriptions 240
Table 11-7	MMU signal descriptions 242
Table 11-8	IOU signal descriptions 243
Table 11-9	TMG signal descriptions 245
Table 11-10	GLU signal descriptions 246
Table 11-11	IWM signal descriptions 247
Table 11-12	RAM address multiplexing 252
Table 11-13	RAM timing signals 253
Table 11-14	Display memory addressing 260
Table 11-15	Memory address bits for display modes 260
Table 11-16	Character-generator control signals 266
Table 11-17	Video expansion connector signals 272
Table 11-18	Disk drive connector signals 274
Table 11-19	6551 signal descriptions 277
Table 11-20	Serial port connector signals 278
Table 11-21	Mouse connector signals 284
Table 11-22	Hand controller connector signals 287
1000-1000-1000-1000-1000-1000-1000-100	

Appendix A The 65C02 Microprocessor 297

Cycle time differences 298 Table A-1

### Appendix B Memory Map 308

Table B-1	Page \$00 use 309
Table B-2	Page \$03 use 312
Table B-3	Main memory screen hole allocations 313
Table B-4	Auxiliary memory screen hole allocations 315
Table B-5	Addresses \$C000-\$C03F 316
Table B-6	Addresses \$C040-\$C05F 318
Table B-7	Addresses \$C060-\$C07F 319
Table B-8	Addresses \$C080-\$C0AF 320
Table B-9	Addresses \$C0B0-\$C0FF 321

### Appendix C Important Firmware Locations 322

Table C-1	Serial port 1 addresses 323
Table C-2	Serial port 2 addresses 324
Table C-3	Video firmware addresses 324
Table C-4	Mouse port addresses 325
Table C-5	Apple IIc enhanced video
	and miscellaneous firmware 326
Table C-6	Apple IIc monitor entry points and vectors 326

Appendix E Interrupts 331

Table E-1	Interrupt-handling sequence 335
Table E-2	Activating mouse interrupts 346
Table E-3	Reading mouse interrupts 346

### Appendix F Apple II Series Differences 348

Figure F-1	Apple II, II Plus, and IIe hand controller signals	364
Table F-1	Apple II series indentification bytes 350	

### Appendix G USA and International Models 366

Figure G-1	USA standard (or Sholes) keyboard,
	keyboard switch up 368
Figure G-2	USA simplified (or Dvorak) keyboard,
	keyboard switch down 370
Figure G-3	ISO version of USA standard keyboard,
	keyboard switch up 371
Figure G-4	English keyboard, keyboard switch up 372
Figure G-5	French keyboard, keyboard switch down 373
Figure G-6	Canadian keyboard, keyboard switch down 375
Figure G-7	German keyboard, keyboard switch down 376
Figure G-8	Italian keyboard, keyboard switch down 378
Figure G-9	Western Spanish keyboard, keyboard
	switch down 380
Table G-1	Keys and ASCII codes 368
Table G-2	English keyboard code differences
	from Table G-1 372
Table G-3	French keyboard code differences
	from Table G-1 374
Table G-4	Canadian keyboard code differences
	from Table G-1 375
Table G-5	German keyboard code differences
	from Table G-1 377

Table G-6	Italian keyboard code differences	
	from Table G-1 379	
Table G-7	Western Spanish keyboard code differences	
	from Table G-1 381	
Table G-8	ASCII code equivalents 381	
Table G-9	50-Hz power supply specifications 383	

### Appendix H Conversion Tables 384

Bits, nibbles, and bytes 386	
What a bit can represent 385	
Values represented by a nibble 386	
Hexadecimal/decimal conversion 387	
Hexadecimal to negative decimal conversion	388
PIN numbers 390	
Control characters, high bit off 392	
Special characters, high bit off 393	
Uppercase characters, high bit off 394	
Lowercase characters, high bit off 395	
	What a bit can represent 385 Values represented by a nibble 386 Hexadecimal/decimal conversion 387 Hexadecimal to negative decimal conversion PIN numbers 390 Control characters, high bit off 392 Special characters, high bit off 393 Uppercase characters, high bit off 394

### Appendix I Firmware Listings 396

Table	I-1	Main side ROM map 397
Table	I-2	Auxiliary side ROM map 398



# About This Manual

This is the reference manual for the Apple<sup>®</sup> IIc personal computer. It contains detailed descriptions of all the hardware and firmware that make up the Apple IIc and provides the technical information that peripheral-card designers and programmers need.

The information in this manual is aimed at assembly-language programmers and hardware designers, but others interested in the internal operation of the Apple IIc can also benefit from reading it.

This manual tells you how the Apple IIc works, but not how to use it. If you need to know how to set up and use your Apple IIc, read the *Apple IIc Owner's Manual*.

This manual describes three versions of the Apple IIc:

- □ the original Apple IIc
- □ the Apple IIc that supports the UniDisk<sup>™</sup> 3.5 drive
- □ the Apple IIc that supports the Memory Expansion Card

More information on the various versions of the Apple IIc is provided under "The Apple IIc Family," later in this Preface.

### Contents of this manual

The Apple IIc is presented in this manual from the outside in.

Chapter 1 introduces the Apple IIc, including external controls, connectors, and the main internal components.

Chapter 2 introduces the 65C02 microprocessor and its directly addressable memory space.

Chapter 3 introduces the I/O characteristics of the Apple IIc. Chapters 4 and 9 cover specific areas of the I/O interface. Chapter 4 describes the keyboard and speaker.

Chapter 5 describes the video display.

Chapter 6 describes block device I/O, including the Smartport firmware interface.

Chapter 7 describes serial port 1.

Chapter 8 describes serial port 2.

Chapter 9 describes the mouse/game paddle port.

Chapter 10 describes the Apple IIc's built-in Monitor firmware. The Monitor helps you write, disassemble, and debug machinelanguage programs, as well as providing you with a means to look at and manipulate the contents of main memory.

Chapter 11 describes the Apple IIc hardware in detail.

Appendix A describes the 65C02 microprocessor in detail, including the differences between it and the 6502 microprocessor used on early-model Apple II's. Most of this appendix is a reprint of the manufacturer's data sheet for the 65C02.

Appendix B contains a memory map of the Apple IIc main memory. Detailed maps are provided for memory pages \$00 and \$03, the screen holes, and the hardware page.

Appendix C lists the Apple IIc firmware entry points, including those for the I/O firmware and the Monitor firmware.

Appendix D describes some of the operating systems and languages supported by Apple Computer for the Apple IIc.

Appendix E describes the operation of the Apple IIc interrupt handler firmware and how to use it in your programs.

Appendix F outlines the differences and similarities between the diverse members of the Apple II family of computers.

Appendix G describes the various international versions of the Apple IIc keyboard and character set. Power and safety information for international versions of the Apple IIc is also included in this appendix.

Appendix H contains tables to aid you in code and number base conversions.

Appendix I contains the firmware listing for the new version of the Apple IIc and information on obtaining listings for the original and UniDisk 3.5 ROMs.

The Glossary defines many of the technical terms used in this manual.

The Bibliography lists articles and books with additional information about the Apple IIc.

Finally, after the index at the back of this manual, you'll find the Tell Apple Card; please take a minute to fill this card out and mail it back to us. Your experience with this and other Apple manuals can help us plan new reference materials.

### The Apple IIc family

Changes have been made to the Apple IIc since the original version was introduced. The first change was made in order to support the UniDisk 3.5 external drive, and included a set of ROM-based machine-language routines called the **Protocol Converter**. The latest version incorporates all the UniDisk 3.5 upgrade features, a new version of the Protocol Converter called the **Smartport**, and support for an optional memory expansion card. All of these versions are described in this manual. Where there are differences between the various versions of the Apple IIc, they will be called out in the manual. For the sake of convenience, the various versions of the Apple IIc are identified by the features they support, such as *memory expansion* for the newest IIc and *UniDisk 3.5* for the version that introduced the UniDisk 3.5 drive support. Unless specified, all versions of the Apple IIc operate identically.

Important

Smartport is merely a new name for the Protocol Converter; all the specifications for the Smartport apply to the Protocol Converter, and vice versa.

### Identifying your Apple IIc

There are basically three versions of the Apple IIc:

- □ the original Apple IIc
- □ the UniDisk 3.5 Apple IIc
- □ the memory expansion Apple IIc

You can tell which Apple IIc you have by checking the value of the ID byte at ROM location 64447 (\$FBBF in hexadecimal). The value of this byte is 255 (\$FF) in the original Apple IIc, 0 (\$00) in the UniDisk 3.5 version, and 3 (\$03) in the memory expansion version.

Checking the ID byte: You can check the value of the ID byte from Applesoft by typing PRINT PEEK (64447).

### The original Apple IIc

The original Apple IIc is the oldest member of the IIc family. It has the following features:

- □ the 65C02 microprocessor
- □ 128K of RAM

### The UniDisk 3.5 Apple IIc

The Apple IIc that introduced support for the UniDisk 3.5 drive is identified in this manual as the UniDisk 3.5 version. It includes the following changes from the original Apple IIc:

- the Protocol Converter, to support the UniDisk 3.5 external disk drive
- □ a 256K ROM IC to replace the 128K ROM
- □ some new serial port commands
- □ the Mini-Assembler
- □ two new Monitor commands (STEP and TRACE)
- □ built-in diagnostics

The UniDisk 3.5 Apple IIc also includes improved interrupt handler features and new external drive startup procedures.

### The memory expansion Apple IIc

The Apple IIc that supports an optional memory expansion card supports all the features of the UniDisk 3.5 version. It includes the following changes from the UniDisk 3.5 IIc:

- an internal connector to support an optional memory expansion card
- □ 4 64Kx4 RAM ICs to replace the 16 64Kx1 ICs

The Apple IIc that supports the memory expansion option also reorganizes the I/O port ("slot") entry points in the firmware. The mouse, located at port 4 in the original and UniDisk 3.5 versions, is now at port 7. The memory expansion card uses port 4 in the new Apple IIc. What this means is that *all the mouse I/O entry point addresses have been changed from \$C4XX to \$C7XX.*  To avoid confusion and maintain compatibility with previous versions, the text and tables in this book still show the values used for the original and UniDisk 3.5 versions of the Apple IIc. However, a statement reminding you of the change appears near affected tables.

Remember that the Smartport and the Protocol Converter are the same thing.

### Conventions used in this manual

Special text in this manual is set off in several different ways, as shown in these examples.

Warning Important warnings look like this. These flag potential danger to the Apple IIc, its software, or you.

Important Text set off like this is less urgent or threatening than text in a Warning box, but still of a critical nature.


- Original IIc Text set off like this applies only to the original version of the Apple IIc.
- **UniDisk 3.5** Text set off like this applies only to the UniDisk 3.5 version of the Apple IIc.

Memory expansion Text set off like this applies only to the memory expansion version of the Apple IIc.

By the way: Information that is useful but incidental to the text is set off like this. You may want to skip over such information and return to it later.

Terms that appear in **boldface** in the text are defined in the Glossary or a marginal gloss.

Computer voice is used to indicate text that should be identical to your screen display or printout.



# Introduction

1

This chapter introduces you to the working parts of the Apple IIc by briefly describing the major components of the computer—both internal and external hardware and firmware—and telling you where in the manual to find out more about them.


### The outside of the machine

This section briefly describes the Apple IIc's keyboard, controls, indicators, and expansion connectors.

The Apple IIc comes equipped with a keyboard, speaker (with audio output jack and volume control), built-in disk drive, external power supply, and internal voltage converter. It also has built-in interfaces with external connectors for a serial printer, video monitor, special video display adapters, modem, mouse, and game controllers. These external connectors allow you to plug in accessory equipment without having to go inside the machine to use expansion slots like those in the Apple IIe.

Figure 1-1 shows the front and right side of an Apple IIc, and Figure 1-2 shows the back and left side.





Disk Drive (See Fig. 1-7) Back Panel (See Fig. 1-8) Speaker Volume Control (See Fig. 1-6)

Figure 1-1 Apple IIc external features, front Figure 1-2 Apple IIc external features, back

2

### The keyboard

ASCII stands for American Standard Code for Information Interchange. Table 4-2 lists the ASCII character encoding for the standard and simplified USA keyboards. Appendix G lists the encoding for International keyboards. The Apple IIc's primary input device is the keyboard, shown in Figure 1-3. The keyboard has a 63-key typewriter layout with both uppercase and lowercase characters and can generate all 128 standard **ASCII** characters. A reset key, 80/40-column display selector switch, keyboard layout selector switch, disk-use light, and power light are also located on the front of the computer.



Disk-Use Light Power Light

### Figure 1-3

Front of Apple IIc with standard USA keyboard

Table 1-1 lists the characteristics of all Apple IIc keyboards and front panels.

### Features

The Apple IIc keyboard has automatic repeat on all character keys. This means that if you hold the key down longer than about a second, the character it generates repeats until you let up the key. It also has two-key rollover, which means if you press a key before releasing the one you pressed before it, the second character enters the computer the same as though you had released the previous key first. (This is important for fast touch-typists.) Table 1-1 Keyboard specifications

Number of keys	63
Character encoding	ASCII
Number of codes	128
Features	Automatic repeat, two-key rollover
Special function keys	Reset, Open Apple, Solid Apple,
Cursor movement keys	Left Arrow, Right Arrow, Down Arrow,
3	Up Arrow, Return, Delete, Tab
Modifier keys	Control, Shift, Caps Lock, Escape
Front-panel switches	80/40 switch, keyboard switch
Front-panel lights	Power light, disk-use light

### Special function keys

The Apple IIc keyboard has three special function keys: Reset, and two keys marked with apples—one outlined (Open Apple) and one filled in (Solid Apple).

Reset has a direct line to the 65C02 microprocessor's RESET signal line (see Chapter 11): holding down Control while pressing Reset causes the Apple IIc to restart processing with an internal firmware program that puts the machine in a known state (see Chapter 2).

You can restart the Apple IIc without turning the power off and back on again, by holding down both Control and Open Apple while pressing Reset. Restarting this way is less stressful to the Apple IIc's components than normal powerup.

### Cursor movement keys

The Apple IIc keyboard has four cursor movement keys with arrows marked on them: left, right, down, and up. Three other keys can also cause cursor movements: Return, Delete, and Tab. All seven of these keys generate ASCII control characters (see Table 4-2). It is up to the operating system or application program to interpret and act on the control codes that these keys generate.

The Open Apple and Solid Apple keys are connected to 1-bit addresses in memory, described in Chapter 9.

Chapter 2 describes the results of the various reset procedures.

### **Modifier keys**

Three special keys—Control, Shift, and Caps Lock—generate no codes when pressed by themselves, but change the codes generated by other keys they are pressed in combination with. A fourth key, Escape, generates a nonprinting control code that causes the **Monitor** to interpret certain subsequent keystrokes in a modified way.

- □ Control, when pressed in combination with letter keys or certain other keys, produces ASCII control characters. Most of the control characters are invisible most of the time.
- □ Shift works the same on the Apple IIc as on an ordinary typewriter: it selects uppercase letters and the upper characters on the keys.
- □ Caps Lock, in its down position, changes the letter keys to uppercase, but does not affect other keys.
- □ Escape is not a modifier key in the same sense as Control and Shift: you do not hold it down while pressing other keys. Rather, you press Escape and it generates the ASCII escape (ESC) control character (key code \$1B—see Table 4-2). When the Escape key is pressed, many programs—including the built-in Monitor program—then interpret other specific keys as designating an escape sequence.

### The 80/40 switch

The 80/40 switch lets you specify whether a program should display information in 40 or 80 columns per line. The switch indicates 40column display when in its down position, and 80-column display when in its up position.


**Important** Not all programs check this switch. Even programs that do check the switch may do so only when the program first starts up. If that is the case, changing the switch position while the program is running will have no effect on the program's display. (See Table 4-1.)

The **Monitor** is a built-in program that performs some of the basic activities of the computer, such as retrieving and storing key codes as they come in, and clearing or updating the display screen.

### The keyboard switch

You use the keyboard switch to select for use one of the two keyboard layouts and screen character sets built into your Apple IIc. On USA versions of the Apple IIc, you select the standard Sholes keyboard layout (Figure 1-4) with the switch in the up position, and the Dvorak simplified layout (Figure 1-5) with the switch in the down position.

If you normally use the Dvorak keyboard layout, you can *gently* pry up the keys from the keyboard and rearrange and replace them in their Dvorak positions.




### Figure 1-4

USA standard (or Sholes) keyboard, keyboard switch up

80/40 keyboard reset

disk use power



### Figure 1-5

UŠA simplified (or Dvorak) keyboard, keyboard switch down (shaded characters may be in different positions on some models)

Appendix G illustrates the keyboard layouts for both keyboard switch positions on several international versions of the Apple IIc. On international models, the keycaps indicate the character positions for the local keyboard layout, which is selected when the keyboard switch is down. When up, the keyboard switch selects the USA standard characters and key layout.

### Disk-use and power lights


The red disk-use light glows whenever the built-in disk drive's motor is switched on.


The green power light glows when the Apple IIc is turned on and normal power is present at the Apple IIc's internal power supply.

Warning If the power light flashes on and off, turn off the computer immediately. Find out what caused the condition (such as a brownout or short circuit) and fix the problem before turning the computer on again. Above all, do not use the disk drive when the power light is flashing; this may damage the computer. The way programs control the speaker is described under "Speaker Output" in Chapter 4.

### The speaker

The Apple IIc has a speaker in the bottom of the case, as shown in Figure 1-6. The speaker lets Apple IIc programs produce a variety of sounds. There is also a volume control on the left side of the Apple IIc case, and a jack for connecting headphones or an external speaker. The jack accepts either one-channel (monaural) or two-channel (stereo) plugs, although speaker output is monaural only. Inserting a plug disconnects the built-in speaker





### The built-in disk drive

The Apple IIc's built-in disk drive (Figure 1-7) is fully compatible with the Apple Disk IIc that reads and writes 5.25-inch single-sided 35-track disks. The drive door is on the right side of the Apple IIc case.




Figure 1-7 Built-in disk drive


## The back panel

The back panel of the Apple IIc (Figure 1-8) has seven connectors and a main power switch. From left to right they are

- □ a 9-pin D-type miniature connector for connecting hand controllers, a mouse, a joystick, or some other device (see Chapters 9 and 11)
- □ a 5-pin DIN connector for serial input and output (port 2; normally for a modem) (see Chapters 7 and 11)
- □ a 15-pin D-type connector for video expansion (see Chapter 11)
- □ an RCA-type jack for a video monitor (see Chapter 11)
- □ a 19-pin D-type connector for connecting one or more external devices, such as intelligent disk drives (see Chapters 6 and 11)
- □ another 5-pin DIN connector for serial input and output (port 1; normally for a printer or plotter) (see Chapters 8 and 11)
- □ a special 7-pin DIN connector for power input (see Chapter 11)

Before attaching cables to the Apple IIc back panel connectors, be sure to move the handle until it clicks into position for propping up the computer. The handle should be down whenever the computer is running so that it can maintain proper cooling airflow.

The installation manuals for external devices contain instructions for connecting them to the Apple IIc.



#### Figure 1-8 Back panel connectors

# The inside of the machine

Figure 1-9 shows the main components inside the Apple IIc computer.




Figure 1-9 Inside the machine

# The internal voltage converter

Complete specifications of the Apple IIc power supply and voltage converter appear in Chapter 11. The built-in voltage converter operates from a 12 to 15 VDC input source, such as provided by the external power supply furnished with the Apple IIc (Figure 1-10). The voltage converter provides power for the logic board, built-in disk drive, one external disk drive, and the I/O signals available at the back panel.




Figure 1-10 Power supply and voltage converter

The voltage converter produces three different voltages: +5V, +12V, and -12V. (Minus 5V, needed by some components in the Apple IIc, is derived from -12V on the main logic board.) It is a high-efficiency switching converter that protects itself and the rest of the Apple IIc against short circuits and other electrical mishaps.

# The main logic board

The main logic board, which is mounted flat in the bottom of the Apple IIc's case, has almost all the electronic parts of the computer attached to it.

Firmware is program code that is stored in ROM. It can be read and executed, but not changed.

Figure 1-11 shows the main logic board and the most important integrated circuits (ICs) in the Apple IIc. They are the CPU (central processing unit), RAM (random-access memory), ROM (read-only memory) ICs for keyboard encoding, display character generation, and **firmware**, and the five custom ICs.

The processor is a 65C02 microprocessor. The 65C02 is a CMOS version of the 6502 used in other members of the Apple II family. It is an 8-bit microprocessor with a 16-bit address bus. In the Apple IIc, the 65C02 runs at 1 MHz and performs up to 500,000 8-bit operations per second.




Figure 1-11 Original and UniDisk 3.5 llc main logic board




Figure 1-12 Memory expansion IIc main logic board

The keyboard is scanned by an IC that generates matrix values for a ROM. The value of the ASCII code supplied by the ROM is latched at a specified memory location and is readable by programs.

The character generator ROM converts ASCII character values to a form that the video display can use.

The other ROM contains the Monitor, the Applesoft BASIC interpreter, enhanced video firmware, and other input/output firmware. The firmware that this ROM contains is described throughout this manual.

The Applesoft language interpreter is described in the Applesoft Tutorial and the Applesoft BASIC Programmer's Reference Manual. For more on memory addressing, see Chapter 2.

See Chapters 3 through 9.

Chapter 11 discusses the functions of these integrated circuits in some detail.


Five of the large ICs on the main logic board are custom-made for the Apple IIc:

- □ The *memory management unit* (MMU) contains most of the logic that controls memory addressing in the Apple IIc.
- □ The *input/output unit* (IOU) contains most of the logic that controls the built-in input and output features of the Apple IIc.
- □ The *timing generator* (TMG) generates all the system and I/O clock and timing signals from a 14-MHz oscillator.
- □ The *general logic unit* (GLU) performs the remaining required logic functions.
- □ The *disk controller unit*, also known as the Integrated Woz Machine (IWM), is a single-chip version of the Apple Disk II controller card. It controls the built-in and external disk drives connected to the Apple IIc.

# The other circuit boards

The Apple IIc contains other circuit boards that serve special purposes: a motor-speed control and read/write logic board for the disk drive, and a matrix board for detecting the position of keys pressed. This manual does not discuss these circuit boards.

Warning Adjustment of disk drive speed must be done by an authorized Apple Service Center. Do not attempt to adjust the speed of your built-in disk drive. If you do, you may damage it and you will void your warranty.



Memory Organization and Control This chapter introduces the Apple IIc's processor, the 65C02, and the memory ranges and locations in the Apple IIc that have been set aside for special purposes. The last section of this chapter describes the reset routines, which restore the computer to a known state.

# The 65C02 microprocessor

The 65C02 is a general-purpose 8-bit CMOS microprocessor similar in operation to the 6502 used in other members of the Apple II family of computers.

Figure 2-1 is a model of the 65C02 microprocessor's register organization. Registers are fast-acting built-in storage areas where the processor performs and keeps track of its work. The 65C02 has one 16-bit register and five 8-bit registers.


The 16-bit register is called the *program counter* (PC). It specifies the address in memory that contains the instruction the processor is currently carrying out. A 16-bit register can specify any one of 65,536 memory addresses, and so the 65C02 is said to have an address space of 65,536 locations.

The five 8-bit registers in the 65C02 are the following:

- □ The *accumulator*, or A register. The accumulator is like a desk top where the processor performs mathematical and logical operations on information.
- □ The *index registers*, X and Y. The processor uses these registers to modify the address where information is to be found or placed, and to pass information from one program to another.
- □ A stack pointer, or S register. The processor uses a 256-byte region of memory—page \$01—as an area to stack up bytes for future use. The stack is empty when the computer is turned on. Several 65C02 instructions either push (store) the contents of a register onto the stack, or pull (retrieve) a byte from the stack and place it in a register. The S register keeps track of the address of the byte in the stack that is currently ready for use.
- □ A processor status register, or P register. Seven of the eight bits of this register are used as flags to record the outcome of processor activities, and can be checked by later instructions to determine what has happened and what the processor should do next.

Each of the other registers holds eight bits (one byte), so the 65C02 is called an *8-bit processor.* 

Appendix A lists the instructions the 65C02 can carry out, their use, and their effects on the registers. For further information, consult the pertinent books listed in the Bibliography.



Internal model of the 65C02 microprocessor (copyright © 1982 by NCR Corporation; used by permission)

Soft switches are described more fully under "Bank-Switched Memory" and "48K Memory."

There are two other ROMs in the Apple IIc: one to generate characters corresponding to keystrokes and another to generate characters for display. (See "The Keyboard" and "The Video Display" in Chapter 9.) However, these ROMs are not addressable by the microprocessor.

# Overview of the address space

The Apple IIc's 65C02 microprocessor can address 65,536 (64K) memory locations. All the Apple IIc's RAM, ROM, and input and output (I/O) devices are accessed using addresses in this 64K address range. Some functions have the same addresses—but not at the same time. The Apple IIc controls its shared addresses by using soft switches. A **soft switch** is a memory location that controls some aspect of the computer's operation when it is accessed.

All input and output in the Apple IIc is memory mapped—that is, specific memory addresses (all in the \$C0 page) are allocated to each I/O device. In this chapter, the I/O memory spaces are described simply as areas of memory. For details of the built-in I/O features and firmware, refer to the descriptions in Chapters 3 through 9.

A contiguous block of 256 address locations in the 65C02's address range is called a **page**. A 1-byte address counter or 8-bit register can specify 1 of 256 different locations. Thus, page \$00 consists of memory locations from 0 through 255 (hexadecimal \$00 through \$FF); page \$01 consists of locations 256 through 511 (hexadecimal \$0100 through \$01FF); and so on. In this manual, all page numbers are given in hexadecimal format.

Note: The first two digits of a four-digit hexadecimal address are the page number. There are 256 pages of 256 bytes each in the address space. This kind of page is different from the display areas in the Apple IIc, which are sometimes referred to as Page 1 and Page 2. In this manual, dollar signs (\$) in addresses signify that the addresses are in hexadecimal notation.

# Memory map and memory switching

Figure 2-2 is a map of the Apple IIc's memory address space and what the major blocks of addresses are used for. As you can see in the figure, addresses \$C000 through \$C0FF contain hardware only, and addresses \$C100 through \$CFFF contain ROM only. At all other addresses there are two to five blocks of RAM or ROM locations. At any given time, only one block of RAM or ROM occupies each set of addresses. As described later in this chapter, soft switches in the hardware page control that blocks the processor is currently using.




Figure 2-2 Apple IIc memory map

# Main RAM addresses (\$0000-\$BFFF and \$D000-\$FFFF)

The area labeled *Main RAM* in Figure 2-2 is so called because some or all of it is present in all models of the Apple II series of computers. The Apple IIc has 64K bytes of main RAM.

# Auxiliary RAM addresses (\$0000-\$BFFF and \$D000-\$FFFF)

The Apple IIc has 64K of auxiliary RAM built in. Some or all of that range of auxiliary memory is present in an Apple IIe with one of the 80-column text cards installed (see Appendix F), but there is no auxiliary RAM in the Apple II or II Plus.

A range of addresses in auxiliary RAM cannot be used simultaneously with the same range of addresses in main RAM; your programs must use the soft switches described in this chapter to select either main or auxiliary memory for any given range of addresses.

# ROM addresses (\$C100-\$FFFF)

ROM addresses contain the built-in Apple IIc firmware. Addresses \$C100 through \$CFFF belong exclusively to ROM. Addresses \$D000 through \$FFFF are shared by ROM, main RAM, and auxiliary RAM; the selection techniques are described later in this chapter.

The Apple IIc's built-in ROM pages \$C1 through CF (addresses \$C100 through \$CFFF) contain I/O firmware. The Apple IIc I/O firmware is roughly divided among the built-in I/O devices as follows:

- Serial port 1 (RS-232 device) firmware entry points are on page \$C1. Much, but not all, of the firmware for the port is in the \$C100 space.
- Serial port 2 (communication device) firmware entry points are on page \$C2. Much, but not all, of the firmware for the port is in the \$C100 space.

The operation of the Applesoft interpreter firmware is described in the Applesoft BASIC Programmer's Reference Manual.

Chapters 3 through 9 describe the Apple IIc's input and output locations. Appendix B lists these locations in address order, rather than by function.

Bit numbering in a byte is explained in Appendix H.

- □ Video output firmware entry points are on page \$C3; the enhanced video firmware and miscellaneous I/O support routines occupy pages \$C8 through \$CF. This is partly because there are no slots 8 through F on the Apple IIc and because the firmware takes up more than one page of firmware memory space.
- □ Mouse firmware entry points are on page \$C4 (page \$C7 in the memory expansion version).
- □ Block device I/O firmware entry points are on page \$C6.
- Note: This correspondence of ports and entry points does not imply that all of each port's firmware occupies a specific page. The Apple IIc I/O port firmware space is allocated in a way that provides the best possible performance in the available space.

The ROM address range of pages \$D0 through \$FF contain the Applesoft BASIC interpreter and the Monitor firmware, allocated as follows:

- □ Pages \$D0 through \$F7 (addresses \$D000 through \$F7FF) contain the Applesoft interpreter firmware.
- □ Pages \$F8 through \$FF (addresses \$F800 through \$FFFF) contain the Monitor, described in Chapter 10. You can use some of the built-in Monitor routines to make input and output procedures in your assembly-language programs easier to write. These routines are described in Chapters 3 through 9.

# Hardware addresses (\$C000-\$C0FF)

The soft switches that the Apple IIc and your programs use to control the Apple IIc's built-in input and output functions are all found in the \$C0 memory page (addresses \$C000 through \$C0FF). In the same range of memory are the switches for selecting blocks of memory throughout the address space. This chapter describes the address space (memory) switches.

The hardware functions of the switches in this page fall into five basic categories:

- □ Data inputs. The only data input is location \$C000, where the low-order seven bits (bits 6 through 0) represent the keyboard key just pressed. (These data are guaranteed valid only when bit 7 = 1.)
- □ *Flag inputs*. Most built-in input locations are single-bit flags in the high-order (bit 7) position of their respective memory addresses. Flags have only two values: on (greater than or equal to 128 or \$80) or off (less than 128 or \$80).

The switch, hand controller (analog) and button inputs, and the keyboard strobe are examples of flag inputs. The locations for reading soft-switch states are also of this type.

- □ Strobe outputs. The clear keyboard strobe (Chapter 4) and paddle timer strobe (Chapter 9) outputs are controlled by memory locations. If your program reads the contents of one of these locations, then the function associated with that location will be activated.
- Toggle switches. The Apple IIc has only one toggle switch: the speaker switch. A toggle switch has only one address assigned to it; each time you access it, it changes to its other state (on or off).

Reading the speaker toggle at location \$C030 clicks the speaker once. However, if you write to the speaker location, the microprocessor activates the address bus twice during successive clock cycles, causing the speaker toggle to end up in its original state before the speaker cone can move. Therefore, you should read, rather than write, to use this device.


The processor cannot read the on/off status of the speaker switch.


□ Soft switches. Soft switches are two-position switches turned on by accessing one address and turned off by accessing another address. Most of these switches have a third address associated with them for reading the state of the switch.

There are eight soft switches that select different combinations of bank-switched memory. Four of these eight switches require that your program read them twice in succession to activate them.

# **Bank-switched memory**

The memory areas described in this section are called *bank-switched memory* (Figure 2-3) because so many banks (ranges) of addresses—one bank of ROM and up to four banks of RAM—occupy the same group of locations among the upper addresses of memory. Pages \$00 and \$01, at the low end of memory, are included here because the two sets of them—one in main RAM and one in auxiliary RAM—are controlled by the same switches as the high-address banks. The stack and zero page are switched this way so that system software running in the bank-switched memory space can maintain its own stack and zero page while it manipulates the 48K memory space.





## Page allocations

Pages \$00 and \$01 are used by many of the 65C02 instructions. The ROM and RAM addresses in bank-switched memory are usually occupied by system software such as interpreters, compilers, and operating systems.

#### Page \$00 (one-byte addresses)

Several of the 65C02 microprocessor's addressing modes—for example, indirect addressing—require the use of addresses in page \$00, or zero page. However, the Monitor, the interpreters, and the operating systems all make extensive use of page \$00, too. One way to avoid conflicts is to use only those page-\$00 locations not already used by these other programs. But there is another way.

As you can see from Table B-1 in Appendix B, page \$00 is pretty well used up, except for a few bytes here and there. Rather than trying to squeeze your data into an unused corner, you may prefer a safer alternative: turn off interrupts, save the contents of part of page \$00, use that part, then restore the previous contents to page \$00, restore interrupts to their previous state, and then pass control to another program.

#### Page \$01 (the 65C02 stack)

The 65C02 microprocessor uses page \$01 as its stack—a place where it can store subroutine return addresses, in last-in, first-out sequence. Programs can also use the stack for temporary storage of registers (via push and pull instructions). However, programs should use the stack carefully.

#### Pages \$D0-\$FF (ROM and RAM)

The memory address space from locations \$D000 through \$FFFF is used for both ROM and RAM. The 12K bytes of ROM in this address space contain the Monitor and the Applesoft BASIC interpreter.

There are 16K bytes of main RAM in this 12K space, with two banks occupying the 4K of addresses from \$D000 through \$DFFF. The RAM is normally used for storing other languages such as Pascal, or operating systems such as ProDOS<sup>®</sup>.

There are also 16K bytes of auxiliary RAM in this 12K space, again with double occupancy in the address range \$D000 through \$DFFF.

These memory banks are controlled by the soft switches described under "Using Bank Selector Switches."

## Using bank selector switches

You switch banks of memory in the same way you switch other functions in the Apple IIc: by using soft switches. These soft switches do four things:

- □ select either RAM or ROM in this memory space
- □ allow or inhibit (write-protect) writing to the RAM when RAM is selected
- □ select the first or second 4K-byte bank of RAM in the address space \$D000 through \$DFFF
- □ select either main RAM or auxiliary RAM

Warning Do not use soft switches without careful planning. Careless switching between RAM and ROM is almost certain to have catastrophic effects on your program.

Table 2-1 shows the addresses of the soft switches for selecting all allowed combinations of reading and writing in this memory space, and the addresses of the locations to read the switch settings. Figures 2-4 through 2-10 illustrate how to select the combinations and what the resulting status of each switch is.

To make sure you do not inadvertently remove write protection from bank-switched RAM, the four write-enable addresses require that you read them twice in succession (indicated by *RR* in Table 2-1).

Because the AltZP switch shares the read keyboard address, you must write (W in Table 2-1) to its locations to change the switch setting.

To find out which way a switch is set, read the appropriate location and then check bit 7 (shown as R7 in Table 2-1). If the bit is a 1, the answer to the question given in the table is affirmative.

Note that there is no way to check whether write protection is on or off.

Important You can't read one RAM bank and write to the other; if you select either RAM bank for reading, you get that one for writing as well. However, you can read ROM and write RAM (Figures 2-5 and 2-6), which makes it easy to transfer firmware to bank-switched RAM if you want to use it with a program there.

Name	Action	Action Hex Dec		Function	
	R	\$C080	49280	Read RAM; no write; use \$D000 bank 2	
	RR	\$C081	49281	Read ROM; write RAM use\$D000 bank 2	
	R	\$C082	49282	Read ROM; no write; use \$D000 bank 2	
	RR	\$C083	49283	Read and write RAM; use \$D000 bank 2	
	R	\$C088	49288	Read RAM; no write; use \$D000 bank 1	
	RR	\$C089	49289	Read ROM; write RAM use\$D000 bank 1	
	R	\$C08A	49290	Read ROM; no write; use \$D000 bank 1	
	RR	\$C08B	49291	Read and write RAM; use \$D000 bank 1	
RdBnk2	R7	\$C011	49169	Read whether \$D000 bank 2 (1) or bank 1 (0	
RdLCRAM	R7	\$C012	49170	Read RAM (1) or ROM (0)	
AltZP	W	\$C008	49160	Off: Use main bank, page \$00 and page \$01	
AltZP	W	\$C009	49161	On: Use auxiliary bank page \$00 and page \$01	
RdAltZP	R7	\$C016	49174	Read whether auxiliary (1) or main (0) bank	

Table	2-1	
Bank	selector	switches







Figure 2-4 Read ROM



Read ROM, write RAM, and use first \$D0 bank




Read ROM, write RAM, and use second \$D0 bank







32


Figure 2-7 Read RAM and use first \$D0 bank







Read and write RAM and use first \$D0 bank



Read and write RAM and use second \$D0 bank

# 48K memory

The 48K memory space (actually, 47.5K) extends from location \$0200 to location \$BFFF (Figure 2-11) in both main and auxiliary RAM. The amount of storage available in this address space depends on what language or operating system you are using, and what video display needs your program has.

# Page allocations

Most of the Apple IIc's 48K RAM is available for storing your programs and data. However, a few RAM pages are reserved for the use of the Monitor firmware, the Applesoft BASIC interpreter, and whatever video display you may select.

Important The system does not prevent your using these pages, but if you do use them, you must be careful not to disturb the system data they contain.

#### Page \$02 (the input buffer)

The GetLn input routine uses page \$02 as its keyboard-input **buffer.** The size of this buffer (256 bytes) sets the maximum size of input strings read by Applesoft or the Monitor. If you know that you won't be typing any long input strings (more than, say, 30 characters), you can store temporary data at the upper end of page \$02.

#### Page \$03 (global storage and vectors)

The Monitor and operating systems use parts of page \$03 for **global** storage and vectors. Table 2-7, later in this chapter, shows the part of page \$03 the built-in firmware uses.

#### Pages \$04-\$07 (text and low-resolution Page 1)

The most often used display buffer is the text and low-resolution graphics Page 1 (TLP1 in Figure 2-11), which occupies main memory pages \$04 through \$07. It is not usable for program and data storage if you are using Monitor routines or Applesoft, or with almost any other program that uses text or low-resolution display.

A **buffer** is any storage area set aside for one program or device to put information into and another to take information out of at a different time or rate.

Refer to Appendix D and to the appropriate programmer and reference manuals for operating system use of page \$03.

Global storage refers to an area reserved for information that programs use in common. Vectors—the addresses of special routines—are examples of this kind of information. See "The Reset Routine" about the global storage and vectors found on page \$03.




Figure 2-11 48K memory map

Text and low-resolution Page 1X (TLP1X) is an identical display page occupying auxiliary memory pages \$04 through \$07. This pair of text and low-resolution graphics pages are used together to produce 80-column text display.

See "Port Screen Hole RAM Space" in Chapter 3. There are 128 locations in pages \$04 through \$07 (64 in main RAM, 64 in auxiliary RAM) that are not displayed on the screen. These locations are called *screen holes*.

Warning The screen holes are reserved for use by the built-in firmware.

#### Pages \$08-\$0B (text and low-resolution Page 2)

The second text and low-resolution graphics display buffer, TLP2, occupies main memory pages \$08 through \$0B. Most programs do not use Page 2 for displays, but TLP2 is there for display use if required.

Text and low-resolution Page 2X (TLP2X) is an identical display buffer occupying pages \$08 through \$0B in auxiliary memory.

Note that Apple IIc firmware does not provide a way to use the second pair of text and low-resolution graphics pages for 80-column text display.

#### Page \$08 (communication port buffers)

Serial port 2 uses the first half of auxiliary memory page \$08 (addresses \$0800 through \$087F) as a keyboard input buffer, and the second half of the page (addresses \$0880 through \$08FF) as a serial input buffer. These buffers increase the data transfer rates possible with the serial communication port. Appendix E explains how to use these features. If your program does not use this page for buffers, it can use it as part of TLP2X.

#### Pages \$20-\$3F (high-resolution Page 1)

The primary high-resolution graphics display buffer, highresolution Page 1 (HRP1), occupies the 32 memory pages from \$20 through \$3F (locations \$2000 through \$3FFF). If your program doesn't use high-resolution graphics, this area is usable for programs or data.

High-resolution Page 1X (HRP1X) is an identical display page occupying auxiliary memory pages \$20 through \$3F.

The Apple IIc can display double high-resolution graphics by interleaving HRP1 and HRP1X.

For more on serial port 2, see Chapter 8.

See Chapter 5.

38

#### Pages \$40-\$5F (high-resolution Page 2)

High-resolution Page 2 occupies main memory pages \$40 through \$5F (locations \$4000 through \$5FFF). Most programs use this area for program or data storage, but it is also available as a second high-resolution page.

High-resolution Page 2X (HRP2X) occupies auxiliary memory pages \$40 through \$5F.

Apple IIc firmware provides high-resolution graphics routines for HRP1 and HRP2 only. Refer to the *Applesoft BASIC Programmer's Reference Manual*.

## Using 48K memory switches

Two switches select main or auxiliary RAM in the 48K memory space: RAMRd determines which to use for reading, and RAMWrt determines which to use for writing. When these switches are on, they select auxiliary memory. When they are off, they select main memory. (This discussion assumes that the 80Store switch, used to control display memory, is off.)

Each switch has three locations assigned to it (Table 2-2): one to turn it on, one to turn it off, and a third to read its state. Because the memory locations for turning the switches on and off are shared with keyboard reading functions, you must write to these addresses to use them for memory switching. For each switch, you can read bit 7 at its third location to check whether the switch is on or off. If the switch is on, bit 7 is 1; if the switch is off, bit 7 is 0.

Tab	e	2-2	


48	Κr	nen	nory	swi	tct	nes

Name	Action	Hex	Dec	Function	
RAMRd	w	\$C002	49154	Off: Read main 48K RAM	
RAMRd	W	\$C003	49155	On: Read auxiliary 48K RAM	
RdRAMRd	R7	\$C013	49171	Read whether main (0) or aux. (1)	
RAMWrt	W	\$C004	49156	Off: Write to main 48K RAM	
RAMWrt	W	\$C005	49157	7 On: Write to auxiliary 48K RAM	
RdRAMWrt	R7	\$C014	49172	Read whether main (0) or aux. (1)	


Note: 80Store must be off to switch all memory in this range, including display memory (Table 2-6).

For more information about the display buffers, see Chapter 5.

For details, refer to "Using Display Memory Switches."



48K RAM selection, split pairs





## Transfers between main and auxiliary memory

If you want to write assembly-language programs that use auxiliary memory but you don't want to manage the auxiliary memory yourself, you can use the built-in 48K RAM transfer routines. These routines (listed in Table 2-3) make it possible to move between main and auxiliary memory without having to manipulate the soft switches described earlier in this chapter.

Important The routines described below make it easier to use auxiliary memory, but they do not protect you from errors. You still have to plan your use of auxiliary memory to avoid catastrophic effects on your program.

Table 2-348K RAM transfer routines

Name	Action	Hex	Function
MoveAux	JSR	\$C311	Move data blocks between main and auxiliary 48K memory.
XFer	ЈМР	\$C314	Transfer program control between main and auxiliary 48K memory.

#### Transferring data

In your assembly-language programs, you can use the built-in routine named MoveAux to copy blocks of data from main memory to auxiliary memory or from auxiliary memory to main memory. Before calling this routine, you must put the data addresses into byte pairs in page \$00 and set or clear the carry bit to select the direction of the move.

# Warning Don't try to use MoveAux to copy data in bank-switched memory (page \$00, page \$01, or pages \$D0 through \$FF). MoveAux uses page \$00 all during the copy.

The pairs of bytes you use for passing addresses to this routine are called A1, A2, and A4, and they are used for parameter passing by several of the Apple IIc's built-in routines. The addresses of these byte pairs are shown in Table 2-4.

Put the addresses of the first and last bytes of the block of memory you want to copy into A1 and A2. Put the starting address of the block of memory you want to copy the data to into A4.

Name	Location	Parameter passed
Carry		1 = Move from main to auxiliary memory.
		0 = Move from auxiliary to main memory.
A1L	\$3C	Source starting address, low-order byte.
A1H	\$3D	Source starting address, high-order byte.
A2L	\$3E	Source ending address, low-order byte.
A2H	\$3F	Source ending address, high-order byte.
A4L	\$42	Destination starting address, low-order byte.
A4H	\$43	Destination starting address, high-order byte.
	X, Y, A	These registers are preserved.

Table 2-4Parameters for MoveAux routine

The MoveAux routine uses the carry bit to select the direction to copy the data. To copy data from main memory to auxiliary memory, set the carry bit (SEC instruction); to copy data from auxiliary memory to main memory, clear the carry bit (CLC instruction).

When you make the subroutine call to MoveAux, the subroutine copies the block of data as specified by the A register and the carry bit. When it is finished, the accumulator and the X and Y registers are just as they were when you called it.

#### Transferring control

You can use the built-in routine named *XFer* to transfer control to and from program segments in auxiliary memory. You must set up three parameters before using XFer: the address of the routine you are transferring to, the direction of the transfer, and which page \$00 and stack you want to use (Table 2-5).

#### Table 2-5

Parameters for XFer r	outine
-----------------------	--------

Name	Location	Parameter passed
Carry		1 = Transfer from main to auxiliary memory.
Overflow		<ul><li>0 = Transfer from auxiliary to main memory.</li><li>1 = Use page \$00 and stack in auxiliary</li></ul>
		memory.
	\$03ED \$03EE X, Y, A	0 = Use page \$00 and stack in main memory. Program starting address, low-order byte. Program starting address, high-order byte. These registers are preserved.

43

Put the transfer address into the two bytes at locations \$03ED and \$03EE, with the low-order byte first, as usual. The direction of the transfer is controlled by the carry bit: set the carry bit to transfer to a program in auxiliary memory; clear the carry bit to transfer to a program in main memory.

Use the overflow bit to select which page \$00 and stack you want to use: clear the overflow bit to use the main memory; set the overflow bit (cause an overflow condition) to use the auxiliary memory.

After you have set up the parameters, pass control to the XFer routine by a jump instruction, rather than a subroutine call.

Warning It is your responsibility as the programmer to save the current stack pointer before using XFer and to restore it after regaining control. Failure to do so will cause program errors. Refer to Appendix E for instructions on how to do this.

## Using display memory switches

Selection of main or auxiliary RAM for the 48K memory space is described earlier in this chapter. However, under many circumstances your program may want to control reading and writing to display pages separately. The switches discussed in this section override the effects of RAMRd and RAMWrt for display pages only.

Three switches are involved in the display page selection process. Each of them has three locations assigned to it: one to turn it on, one to turn it off, and a third to read its state (Table 2-6). One of the switches, 80Store, shares its on and off addresses with a keyboard reading function. As a result, your program must write to these locations to turn the switch on and off.

Name	Action	Hex	Dec	Function
80Store	W	\$C000	49152	Off: RAMRd and RAMWrt determine RAM locations.
80Store	W	\$C001	49153	On: Page2 switches between TLP1 and TLP1X, and (if HiRes on) between HRP1 and HRP1X.
Rd80Store	R7	\$C018	49176	Read whether 80Store on (1) or off (0).
Page2	R	\$C054	49236	Off: Select TLP1 and HRP1.
Page2	R	\$C055	49237	On: If 80Store off, switch to TLP2, and (if HiRes on) to HRP2. If 80Store on, switch to TLP1X, and (if HiRes on) to HRP1X.
RdPage2	R7	\$C01C	49180	Read whether Page2 on (1) or off (0).
HiRes	R	\$C056	49238	Off: Display text and low-resolution page.
HiRes	R	\$C057	49239	On: Display high- resolution pages; make Page2 switch between high-resolution pages.
RdHiRes	R7	\$C01D	49181	Read whether HiRes on (1) or off (0).
IOUDis	W	\$CO7E	49278	On: Disable IOU access for addresses\$CO58 to \$CO5F; enable access to DHiRes switch*.
IOUDis	W	\$CO7F	49279	Off: Enable IOU access for addresses \$CO58 to \$CO5F; disable access to DHiRes switch*.

# Table 2-6Display memory switches

Function Read IOUDis switch (1=off)†.
On: (If IOUDis on) turn on double high- resolution.
Off: (If IOUDis on) turn off double high- resolution.
Read DHiRes switch (1=on)†.

Table 2-6 (continued)				
Display memory switches				


\* The firmware normally leaves IOUDis on.

† Reading or writing any address in the range \$CO70-\$CO7F also triggers the paddle timer and resets VBIInt (see Chapter 9).

For each switch, you can read bit 7 at its third location to check whether the switch is on or off. If the switch is on, bit 7 is 1; if the switch is off, bit 7 is 0.


Here is how these switches work for reading and writing:

- □ If HiRes is off, then Page2 switches between text and lowresolution graphics pages (TLP) only. If HiRes is on, then Page2 switches between TLP and high-resolution graphics pages (HRP).
- □ If 80Store is off, RAMRd and RAMWrt (Table 2-2) determine whether main or auxiliary RAM locations are used. Page2 selects pages for display (Chapter 5), but not for reading and writing.
- □ If 80Store is on, it overrides RAMRd and RAMWrt with respect to the display pages selected by HiRes and Page2 (Figures 2-14 and 2-15).



igure 2-14

Page2 selections, 80Store on and HiRes off



#### Figure 2-15

Page2 selections, 80Store on and HiRes on

# The reset routine

A procedure called the *reset routine* (Figure 2-16) puts the Apple IIc into a known state when it has just been turned on or when you hold down Control while pressing Reset. The reset routine puts the Apple IIc into its normal operating mode and restarts the program indicated at locations \$03F2 and \$03F3 (Table 2-7).

When you initiate a reset, hardware in the Apple IIc sets the memory-controlling soft switches to normal: main ROM and RAM are enabled, auxiliary RAM is disabled and the bank-switched memory space is set up to read from ROM and write to RAM, using the second bank at \$D000.




Figure 2-16 Reset routine flowchart

Table	2-7	
Page	\$03	vectors

Vector address	Vector function		
\$03F0 (1008) \$03F1 (1009)	Address of the subroutine that handles BRK requests (normally \$59, \$FA)		
\$03F2 (1010)	Reset vector (see text) \$03F3 (1011)		
\$03F4 (1012)	Power-up byte (see text)		
\$03F5 (1013) \$03F6 (1014)	Jump instruction to the subroutine that handles Applesoft and commands (normally \$4C,\$58,\$FF)		
\$03F7 (1015)			
\$03F8 (1016) \$03F9 (1017) \$03FA (1018)	Jump instruction to the subroutine that handles user Control-Y commands		
\$03FB (1019) \$03FC (1020) \$03FD (1021)	Jump instruction to the subroutine that handles nonmaskable interrupts (not used on Apple IIc)		
\$03FE (1022) \$03FF (1023)	Interrupt vector (address of the subroutine that handles interrupt requests) (Appendix E)		

The reset routine sets the display-controlling soft switches to display 40-column text Page 1 using the primary character set, then sets the display window equal to the full 40-column display, puts the cursor at the bottom of the screen, and sets the text display format to normal.

The reset routine also sets the keyboard and display as the standard input and output devices (Chapter 3). It masks mouse interrupts and sets mouse defaults (Table 9-1). Finally, it enables DHiRes switch access (by turning on IOUDis), clears the keyboard strobe, and sounds the speaker.

The Apple IIc has three types of reset: *power-on reset*, also called cold-start reset; *warm-start reset*; and *forced cold-start reset*. The procedure described above is the same for any type of reset. What happens next depends on the reset vector. The reset routine checks the reset vector to determine whether it is valid or not. If the reset was caused by turning the power on, the vector will not be valid, and the reset routine will perform the cold-start procedure. If the vector is valid, the routine will perform the warm-start procedure.

The reset vector validity check is described under "The Reset Vector."

## The cold-start procedure (power on)

If the reset vector is not valid, either the Apple IIc has just been turned on or something has caused memory contents to be changed. The reset routine clears the display and puts the string Apple© IIc at the top of the display. It loads the reset vector and the validity-check byte, then initiates the startup routine that resides in the disk controller firmware. The bootstrap routine then loads whatever operating system resides on the disk in the built-in drive. When the operating system has been loaded, it displays other messages on the screen. If there is no disk in the disk drive, the drive motor keeps spinning for a brief time. Then the firmware shuts it off and displays the message Check Disk Drive at the bottom of the screen.

If you press Control-Reset again before the startup procedure is completed, the reset routine continues without using the disk, and passes control to the Applesoft BASIC interpreter.

# The warm-start procedure (Control-Reset)

Whenever you press Control-Reset when the Apple IIc has already completed a cold-start reset, the reset vector is still valid and it is not necessary to reinitialize the entire system. The reset routine simply uses the vector to transfer control to the program it points to, which at power-up is the Applesoft interpreter.

If the vector does point to the Applesoft interpreter, your Applesoft program and variables are still intact. If you are using DOS or ProDOS, that operating system is the resident program and it restarts the BASIC interpreter you were using when you pressed Control-Reset.

# Important A program residing only in bank-switched RAM cannot use the reset vector to regain control after a reset, because upon reset the hardware selects the ROM for reading in the bank-switched memory space.

# Forced cold start (Open Apple-Control-Reset)

If a program has set the reset vector to point to its own warm-start address, as described below, pressing Control-Reset causes transfer of control to that program. If you want to stop such a program without turning the power off and on, you can force a cold-start reset by holding down Control and Open Apple, then pressing and releasing Reset.

Important When you want to stop a program unconditionally—for example, to start up the Apple IIc with some other program—you should use the forced cold-start reset, Open Apple-Control-Reset, instead of turning the power off and on.

UniDisk 3.5 You must hold Open Apple down until the built-in drive starts to spin. If you release Open Apple before the drive starts to spin, the Apple IIc drops into BASIC instead of rebooting.


The forced cold-start reset works as follows. First, it destroys the program or data in memory by writing two bytes of arbitrary data into each page of main RAM. The two bytes that get written over in page \$03 are the ones that contain the reset vector. The warm-start reset routine finds the error, and so performs a normal cold-start reset.

Note that if you press both Open Apple and Solid Apple during power-up or Control-Reset, built-in exercise code is executed. This code is for production and has no end-user value.

#### The reset vector

The cold-start reset routine stores the starting address of the built-in Applesoft interpreter, low-order byte first, in the reset vector address at locations \$03F2 and \$03F3. It then stores a validity-check byte, also called the power-up byte, at location \$03F4. The validitycheck byte is computed by performing an exclusive-OR of the second byte of the vector with the constant 165 (hexadecimal \$A5). Each time you reset the Apple IIc, the reset routine uses this byte to determine whether the reset vector is still valid. You can change the reset vector so that the reset routine will transfer control to your program instead of to the Applesoft interpreter. For this to work, you must also change the validity-check byte to the exclusive-OR of the high-order byte of your new reset vector with the constant 165 (\$A5). If you fail to do this, then the next time you reset the Apple IIc, the reset routine will determine that the reset vector is invalid and perform a cold-start reset, eventually transferring control to the disk bootstrap routine or to Applesoft.

There is a subroutine that generates the validity-check byte for the current reset vector. This subroutine, called *SetPWRC*, is at location \$FB6F. When your program finishes, it can return the Apple IIc to normal operation by restoring the original reset vector and again calling the subroutine to fix up the validity-check byte.



# Introduction to Apple IIc I/O

This chapter is an introduction to the built-in I/O capabilities of the Apple IIc. It outlines

- □ standard I/O links and their functions
- □ I/O firmware protocols
- dedicated memory storage locations
- □ direct I/O

The next six chapters discuss these capabilities in detail.

# The standard I/O links

You can use some of the routines in the Apple IIc's firmware for your own programs. This can save you both program space and the time and effort of writing all your own I/O routines.

To use the built-in firmware routines, your program must perform a JSR to the routine's entry address. The called routine then performs an indirect jump through an address stored somewhere in RAM and begins executing. When the routine has finished doing its work, it returns (with an RTS) to your program at the first instruction following the JSR used to call the routine. Memory locations used for transferring control to other subroutines, such as the indirect jump's address used by the character I/O routine, are sometimes called *vectors*. In this manual, the locations used for transferring control to the Apple IIc's I/O subroutines are called the *I/O links*.

In an Apple IIc running without an operating system, each I/O link normally contains the address of the standard input or output subroutine. An operating system will typically place addresses of its own I/O routines in these link locations instead.

By calling the I/O subroutines that then jump to the routines pointed to by the link addresses instead of calling the standard subroutines directly, you ensure that your program will work properly with other software, such as the operating system or a device driver. The I/O links contain the addresses of KeyIn and COut1 if the enhanced video firmware is off (when the display shows a flashing checkerboard cursor), and of C3KeyIn and C3COut1 if that firmware is on (when the display shows an inverse solid cursor).

The standard I/O links are two pairs of locations in the Apple IIc RAM in the range \$36 through \$39 that are used for controlling character input and output.

Note: Not all operating systems use the standard I/O links. For example, Apple Pascal does not use them.

The Monitor is discussed in Chapter 10.

The link at locations \$36 and \$37 is called *CSW* (character output switch). Individually, location \$36 is called *CSWL* (CSW low) and location \$37 is called *CSWH* (CSW high). This link holds the starting address of the subroutine the Apple IIc is currently using for single-character output. This address is normally \$FDF0, the address of routine COut1.

When you issue either a PR#n from BASIC or an n Control-P from the Monitor, the Apple IIc changes this link address to the first address in the ROM space allocated to port n. That address has the form \$Cn00. Subsequent calls for character output are thus transferred to the firmware starting at that address. When it has finished, the firmware executes an RTS (return from subroutine) instruction to return control to the calling program. Sometimes a PR#n will cause both input and output switches to be changed (as in the 80-column firmware).

A similar link at locations \$38 and \$39 is called *KSW* (keyboard input switch). Individually, location \$38 is called *KSWL* (KSW low) and location \$39 is called *KSWH* (KSW high). This link holds the starting address of the routine currently being used for single-character input—normally \$FD1B, the starting address of the standard input routine KeyIn.

When you issue an IN#n command from BASIC or an n Control-K from the Monitor, the Apple IIc changes the link address in KSW to \$Cn00, the beginning of an I/O firmware subroutine. Subsequent calls for character input are thus transferred to that firmware. The firmware puts the input character, with its high bit set, into the accumulator and executes an RTS (return from subroutine) instruction to return control to the program that requested input.

When a disk operating system (DOS or ProDOS) is running, one or both of the standard I/O links hold addresses of the disk operating system's input and output routines. The operating system has internal locations that hold the addresses of the currently active character input and output routines.

#### Warning

If a program that is running with DOS or ProDOS changes the standard link addresses, either directly or via IN# and PR# commands, the operating system may be disconnected from the system. To avoid this problem, when programming in BASIC you should always issue an empty PRINT statement (to be sure that what follows begins a new line) before issuing the PRINT statement containing Control-D and the IN# or PR# command. Refer to the section on input and output link addresses in the operating system manuals for further details. After changing either CSW or KSW, your assembly-language programs running under DOS should call the subroutine at location \$03EA. This subroutine transfers the link address to a location inside the operating system and then restores the operating system link address in the standard link location.

# Standard input features

The Apple IIc's firmware includes two different subroutines for reading from the keyboard, *RdKey* (read key) and *GetLn* (get line).

RdKey calls the current character input routine (that is, the one whose address is stored at KSW). This is normally KeyIn or C3KeyIn, which accepts one character from the keyboard. GetLn accepts a *sequence* of characters terminated with a carriage return. Thus GetLn allows line-oriented input using the current input routine.

# **RdKey subroutine**

A program can get a character from the keyboard by making a subroutine call to RdKey at memory location \$FD0C. RdKey passes control via the input link KSW to the current input subroutine, which is normally KeyIn.

RdKey displays a cursor at the current cursor position, which is immediately to the right of whatever character you last sent to the display (normally by using the COut routine, described below).

#### KeyIn subroutine

KeyIn is the standard input subroutine. When your program calls it, KeyIn displays a cursor, waits until someone presses a key, then inserts the ASCII code of the key just pressed in the accumulator and returns to the calling program.

If the enhanced video firmware is inactive, KeyIn displays a cursor by alternately storing a checkerboard block in the cursor location, storing the original character, then storing the checkerboard again. If the firmware is active, C3KeyIn places a block cursor on the screen by inverting (swapping black for white) the character at the cursor position.

GetLn also provides on-screen editing features. See "Editing With GetLn." KeyIn also generates a random number. While it is waiting for the user to press a key, KeyIn repeatedly increments the 16-bit number in memory locations \$4E and \$4F. This number keeps increasing from 0 to \$FFFF (65535), then starts over again at 0. The value of this number changes so rapidly that it is very difficult to predict what it will be after a key is pressed. A program that reads from the keyboard can use this value as a random number or as a seed for a pseudo-random number routine.

## GetLn subroutine

Programs often need strings of characters as input. While you could call RdKey repeatedly to get several characters from the keyboard, there is an easier way to do it. The routine that you want to use in this case is named *GetLn*, and it starts at location \$FD6A. Using repeated calls to RdKey, GetLn accepts characters from the standard input subroutine—usually KeyIn—and puts them into the input buffer located in the memory page from \$0200 to \$02FF. GetLn also provides you with some basic on-screen editing and control features.

The first thing GetLn does when you call it is to display a prompt. The prompt indicates to the user that the program is waiting for input. Different programs use different prompt characters, helping to remind the user which program is requesting the input. Table 3-1 shows the prompt characters used by different programs on the Apple IIc.

GetLn uses the character stored at memory location \$33 as the prompt character. In an assembly-language program, you can change the prompt to any character you wish. In BASIC, changing the prompt character has no effect because both BASIC interpreters and the Monitor restore it each time they request input from the user.

Table 3-1 Prompt characters

Prompt character	Program requesting input		
?	User's BASIC program (INPUT statement)		
]	Applesoft BASIC (Appendix D)		
>	Integer BASIC (Appendix D)		
*	Firmware Monitor (Chapter 10)		

Note: Applesoft uses GetLn1 (\$FD6F) when a program is executing. GetLn1 does not print a prompt. As the user types each character, GetLn sends the character to the standard output routine—normally COut1—which displays it at the current cursor position and then advances the cursor to indicate the next character position. Control characters echoed by GetLn are not executed.

GetLn stores the characters in its buffer, starting at memory location \$0200 and using the X register to index the buffer. GetLn continues to accept and display characters until the user presses Return (or Control-X to cancel the line). Then it clears the remainder of the line the cursor is on, stores the carriage-return code to mark the end of the buffer, places the cursor at the beginning of the next line, and returns.

The maximum line-length that GetLn can handle is 255 characters. If the user types more than this, GetLn sends a backslash ( $\)$  and a carriage return to the display, cancels the line it has accepted so far, and starts over. To warn the user that the line is getting full, GetLn sounds a bell (tone) at every keypress after the 248th.

Note: The Applesoft interpreter accepts only 239 characters.

## Escape codes with GetLn

GetLn has many special functions that you invoke by typing escape codes on the keyboard. An escape code is sent by pressing Escape, releasing it, and then pressing some other key, as shown in Table 3-2.

**Important** Be sure to release Escape right away. If you hold it too long, the auto-repeat mechanism begins, which may cancel the Escape.

#### Table 3-2 Escape codes with GetLn

Escape code	Function			
Escape	Clears the window and homes the cursor (places it in the upper-left corner of the screen); exits from escape mode			
Escape A or Escape a	Moves the cursor right one line; exits from escape mode			
Escape B or Escape b	Moves the cursor left one line; exits from escape mode			
Escape C or Escape c	Moves the cursor down one line; exits from escape mode			
Escape D or Escape d	Moves the cursor up one line; exits from escape mode			
Escape E or Escape e	Clears to the end of the line; exits from escape mode			
Escape F or Escape f	Clears to the bottom of the window; exits from escape mode			
Escape I or Escape i or Escape Up Arrow	Moves the cursor up one line; remains in escape mode			
Escape J or Escape j or Escape Left Arrow	Moves the cursor left one space; remains in escape mode*			
Escape K or Escape k or Escape Right Arrow	Moves the cursor right one space; remains in escape mode*			
Escape M or Escape m or Escape Down Arrow	Moves the cursor down one line; remains in escape mode*			
Escape 4	Switches to 40-column mode; sets links to C3KeyIn and C3COut1; restores normal window size (Table 3-5); exits from escape mode†			

# Table 3-2 (continued) Escape codes with GetLn

Escape code	Function		
Escape 8	Switches to 80-column mode; sets links to C3KeyIn and C3COut1; restores normal window size (Table 3-5); exits from escape mode <sup>†</sup>		
Escape Control-D	Disables control characters; only carriage return, linefeed, bell, and backspace have an effect when printed		
Escape Control-E	Reactivates control characters		
Escape Control-Q	Deactivates the enhanced video firmware; sets links to KeyIn and COut1; restores normal window size (Table 3-5); exits from escape mode <sup>†</sup>		

\* Cursor-control key: see text.

† This code functions only when the enhanced video firmware is active.

In escape mode, you can keep using the arrow keys and the cursor movement keys I, J, K, and M without pressing Escape again. This enables you to perform repeated cursor moves by holding down the appropriate key.

When GetLn is in escape mode, it displays an inverse plus sign as the cursor. You leave escape mode by typing any key other than a cursor movement key.

Note: The escape codes with the arrow keys are the standard cursor movement keys on the Apple IIc. The escape codes with I, J, K, and M are the standard cursor movement keys on the Apple II and II Plus, and are present on the Apple IIc for compatibility.

Escape sequences can be used in the middle of an input line to change the appearance of the screen. They have no effect on the input line.

#### Editing with GetLn

For an introduction to editing with these features, refer to the *Applesoft Tutorial*. Subroutine GetLn provides the standard on-screen editing features used by the BASIC interpreters and the Monitor. Any program that uses GetLn for reading the keyboard has these features.

#### **Cancel line**

Any time you are typing a line, pressing Control-X causes GetLn to cancel the line. GetLn displays a backslash (\) and issues a carriage return, then displays the prompt and waits for you to type a new line. GetLn takes the same action when you type more than 255 characters, as described above.

#### Backspace

When you press Left Arrow (or Control-H), GetLn moves its buffer pointer back one space, effectively deleting the last character in its buffer. It also sends a backspace character to routine COut, which moves the cursor back one space. If you type another character now, it replaces the character you backspaced over, both on the display and in the line buffer.

Each time you press Left Arrow, it moves the cursor left and deletes another character, until you are back at the beginning of the line. If you then press Left Arrow one more time, you have effectively canceled the line, and GetLn issues a carriage return and displays the prompt. The cursor moves even if the deleted character is an invisible control character. Thus it is possible for screen alignment and buffer alignment to be different.

#### Retype

Right Arrow (or Control-U) has a function that is complementary to the backspace function. When you press Right Arrow, GetLn picks up the character under the cursor just as if it had been typed on the keyboard. You can use this procedure to pick up characters that you just deleted by backspacing across them. You can use the backspace and retype functions with the cursor-motion functions to edit data on the display.

See "Escape Codes With GetLn."

# Standard output features

The standard output routine is named *COut* (character output). COut normally calls COut1 or C3COut1, which sends one character to the display, advances the cursor position, and scrolls the display when necessary. COut1 and C3COut1 restrict their use of the display to an active area called the text window, described later in this chapter.

# **COut subroutine**

Your program makes a subroutine call to COut at memory location \$FDED with a character in the accumulator. COut then passes control via the output link CSW to the current output subroutine, normally COut1 or C3COut1, which takes the character in the accumulator and writes it out. If the accumulator contains an uppercase or lowercase letter, a number, or a special character, COut1 or C3COut1 displays it; if the accumulator contains a control character, COut1 or C3COut1 either performs one of the special functions described below or ignores the character.

Each time you send a character to COut1 or C3COut1, it displays the character at the current cursor position, replacing whatever was there, and then advances the cursor position one space to the right. If the cursor position is already at the right edge of the window, COut1 or C3COut1 moves it to the leftmost position on the next line down. If this would move the cursor position past the end of the last line in the window, COut1 or C3COut1 or C3COut1 or C3COut1 scrolls the display up one line and sets the cursor position at the left end of the new bottom line.

The cursor position is controlled by the values in memory locations \$24 and \$25. These locations are named CH, for cursor horizontal, and CV, for cursor vertical. COut1 and C3COut1 do not display a cursor, but the input routines described above do, and they use this cursor position. However, changing CV directly does not change the cursor's vertical position until the next carriage return or reaching the end of the current line causes a call to VTab (for setting the base address within windows). If some other routine displays a cursor, it will not necessarily put it in the cursor position used by COut1 or C3COut1.

Warning

g When the video firmware is set for 80-column display, the value of CH is kept at 0 and the true horizontal position is stored at \$057B. When the 80-column video firmware is active, use \$057B instead of CH. Escape codes are described under "Escape Codes With GetLn."

# Control characters with COut1

COut1 does not display control characters. Instead, the control characters listed in Table 3-3 are used to initiate some action by the firmware. Other control characters are ignored. Most of the functions listed here can also be invoked from the keyboard, either by typing the control character listed or by using the appropriate escape code. The stop-list function, described separately, can only be invoked from the keyboard.

#### Table 3-3

Control characters with COut1

Control character	ASCII name	Apple IIc name	Action taken by COut1
Control-G	BEL	Bell	Produces a 1000-Hz tone for 0.1 second
Control-H	BS	Backspace	Moves cursor position one space to the left; from left edge of window, moves to right end of line above
Control-J	LF	Line feed	Moves cursor position down to next line in window; scrolls if needed
Control-M	CR	Return	Moves cursor position to left end of next line in window; scrolls if needed

#### Control characters with C3COut1

When the 80-column firmware is active, COut calls C3COut1 instead of COut1 for character output. C3COut1 does not display control characters, but you can use some control characters to control some of what the routine does. All other control characters are ignored.

The control characters listed in Table 3-4 are used to initiate some action by the firmware. Except for the stop-list function (Control-S) you can send control characters to C3COut1 either from a program or from the Apple IIc's keyboard. The stop-list function can only be invoked from the keyboard. Most of the functions listed here can also be performed by using an equivalent escape code.

Table 3-4		
Control characters	with	C3COut1

Control character	ASCII name	Apple IIc name	Action taken by C3COut1	
Control-G	BEL	Bell	Produces a 1000-Hz tone for 0.1 second	
Control-H	BS	Backspace	Moves cursor position one space to the left; from left edge of window, moves to right end of line above	
Control-J	LF	Line feed	Moves cursor position down to next line in window; scrolls if needed	
Control-K	VT	Clear EOS	Clears from cursor position to the end of the screen*	
Control-L	FF	Home and clear	Moves cursor position to upper-left corner of windor and clears window*	
Control-M	CR	Return	Moves cursor position to left end of next line in window; scrolls if needed	
Control-N	SO	Normal	Sets display format normal*	
Control-O	SI	Inverse	Sets display format inverse*	
Control-Q	DC1	40-column	Sets display to 40-column*	
Control-R	DC2	80-column	Sets display to 80-column*	
Control-S	DC3	Stop-list	Stops listing characters on the display until another key is pressed <sup>†</sup>	
Control-U	NAK	Quit	Turns off enhanced video firmware*	
Control-V	SYN	Scroll	Scrolls the display down one line, leaving the cursor in the current position*	
Control-W	ETB	Scroll-up	Scrolls the display up one line, leaving the cursor in the current position*	

Table 3-	4 (continue	ed)	
Control	characters	with	C3COut1

·····	And and another state		
Control character	ASCII name	Apple IIc name	Action taken by C3COut1
Control-X	CAN	Disable MouseText	Disables MouseText character display; uses inverse uppercase
Control-Y	ЕМ	Home	Moves cursor position to upper-left corner of window (but doesn't clear)*
Control-Z	SUB	Clear line	Clears the line the cursor position is on*
Control-[	ESC	Enable MouseText	Maps inverse uppercase characters to MouseText characters
Control-\	FS	Fwd. space	Moves cursor position one space to the right; from right edge of window, moves it to left end of line below*
Control-]	GS	Clear EOL	Clears from the current cursor position to the end of the line (that is, to the right edge of the window)*
Control	US	Up	Moves cursor up a line, no scroll
• Doesn't work	from the l	eyboard.	

† Only works from the keyboard.

# The stop-list feature

You can stop the Apple IIc from updating its display (if it is using either COut1 or C3COut1) by pressing Control-S. Whenever COut1 or C3COut1 gets a carriage return from the program, it checks the keyboard for a Control-S. If a Control-S has been pressed, COut1 or C3COut1 stops and waits for another key to be pressed before resuming. The character code of the key that is pressed is ignored unless it is Control-C, which is passed to the program. This feature lets you exit BASIC programs from stop-list mode.

#### The text window

The active portion of the display is called the *text window*. After you start up the computer or perform a reset, the entire display is the text window. COut1 or C3COut1 puts characters only into the window; when it reaches the end of the last line in the window, it scrolls only the contents of the window.

You can restrict video activity to any rectangular portion of the display by changing the current text window. Your programs can thus control the placement of text in the display and protect other portions of the screen from being written over by new text. To do this, store the appropriate values into four locations in memory to set the top, bottom, left margin, and width of the text window. The following memory locations control the text window:

- The left margin is stored in memory location \$20. This number is normally 0, the number of the leftmost column in the display. In a 40-column display, the maximum value for this number is 39 (hexadecimal \$27); in an 80-column display, the maximum value is 79 (hexadecimal \$4F).
- The width of the text window is stored in memory location \$21.
   For a 40-column display, this value is normally 40 (hexadecimal \$28); for an 80-column display, it is normally 80 (hexadecimal \$50).
- □ The position of the top line of the text window is stored in memory location \$22. This is normally 0, the topmost line in the display. Its maximum value is 23 (hexadecimal \$17).
- □ The position of the bottom line of the screen plus 1 is stored in memory location \$23. It is normally 24 (hexadecimal \$18) for the bottom line of the display. Its minimum value is 1.
- **Important** Pascal does not use this method of supporting window widths.

Warning Be careful not to let the sum of the window width and the leftmost position in the window exceed the width of the display you are using (40 or 80 columns). If this happens, COut1 or C3COut1 may put characters into memory locations outside the display page, possibly destroying programs or data.

Table 3-5 summarizes the memory locations and the possible values for the text window parameters.

# Table 3-5 Text window memory locations

			Mini	mum		Norma	l values	2		Maximur	n value	S
Window	Location		value		40-col.		80-col.		40-col.		80-col.	
parameter	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex
Left edge	32	\$20	00	\$00	00	\$00	00	\$00	39	\$27	79	\$4F
Width	33	\$21	00	\$00	40	\$28	80	\$50	40	\$28	80	\$50
Гор edge	34	\$22	00	\$00	00	\$00	00	\$00	23	\$17	23	\$17
Bottom edge	35	\$23	01	\$01	24	\$18	24	\$18	24	\$18	24	\$18

# Normal, inverse, and flashing text

The way that the Apple IIc displays characters is affected by two things: the value that is stored in the inverse flag (zero page location \$32), and whether the enhanced video firmware is off or on. The inverse flag's influence is discussed in the next two subsections.

hese display character sets are described in Chapter 5.

If the enhanced video firmware is off, the Apple IIc displays what is called the *primary character set*; if the video firmware is on, the Apple IIc displays what is called the *alternate character set*.

The primary character set includes normal (light on dark), inverse (dark on light), and flashing (alternating normal and inverse) characters. Lowercase inverse characters are not included in the primary character set.

The alternate character set includes normal and inverse characters (including lowercase inverse), and a set of graphic characters called *MouseText*. Flashing characters are not included in the alternate character set.

If you want your program to display a character, it should first load the character to be displayed in the accumulator, and then call the character-output subroutine COut. For example, to display the character corresponding to \$C8, you can use something like this:

LDA #\$C8 JSR COut

#### Primary character set display

The primary character set is displayed by COut1, which operates only when the enhanced video firmware is off. The primary character set includes text in normal, inverse, or flashing format, but not inverse or flashing lowercase text.

If the value of the character sent to COut1 is greater than or equal to \$A0, that value is logically ANDed with the value of the inverse flag (at location \$32), then displayed. (If you're curious about which ASCII character is being sent, subtract \$80 from the value being sent to COut1.) You can use the following inverse flag values:

- □ \$FF (decimal 255) produces the normal character format.
- □ \$3F (decimal 63) produces the inverse character format.
- □ \$7F (decimal 127) produces the flashing character format.

Important To avoid unusual character display results, use only the three values \$3F, \$7F, and \$FF.

COut1 interprets character values from \$80 through \$9F as control characters and tries to execute them.

Character values from \$00 through \$7F are all interpreted as display characters, not control characters.

#### Alternate character set display

The alternate character set includes normal and inverse format characters and the MouseText graphic characters. You should use C3COut1, the standard output link when the enhanced video firmware is *active*, to display the alternate character set. Here are the rules for using the alternate character set:

- Control characters are not displayed. Characters sent to C3COut1 are interpreted as control characters if they are in the range \$00 through \$1F or \$80 through \$9F.
- Characters in the range \$20 through \$7F and \$A0 through \$FF are displayed.
- $\Box$  If inverse flag (location \$32) bit 7 is 1, the character is normal.
- □ If inverse flag bit 7 is 0, the character is inverse.
- □ If MouseText is off, characters \$40 through \$5F are remapped to the range \$00 through \$1F and are displayed as uppercase inverse characters.
- □ If MouseText is on, character values \$40 through \$5F are left unchanged, and the characters are displayed as MouseText.

For a brief explanation of logical functions, refer to Appendix H.

# MouseText is described more fully in Chapter 5.

See "MouseText" in Chapter 5.

# Port I/O

The Apple IIc is a member of the Apple II family of computers; however, unlike the Apple II, II Plus, and IIe, the Apple IIc does not have peripheral connector slots. In place of these, it has **ports**—the equivalent of firmware interface cards installed in slots.

# Standard link entry points

To maintain compatibility with existing software and its protocols, each port's I/O firmware has the same standard entry points (\$Cn00) as its equivalent slot in another Apple II would have. Table 3-6 shows these equivalents, as well as listing the chapter where each port is described.

The section on the standard I/O links describes how and when these entry addresses are placed in CSW and KSW. For example, issuing PR#n or IN#n changes the output and input links, respectively, so that subsequent output or input is handled by the firmware starting at address \$Cn00, and thus goes to or comes from the selected device.

The memory expansion version of the Apple IIc places the

	Table 3-6         Port         Characteristics						
Port	Entry point	Port connector	Use				
1	\$C100	Serial port 1	Printers				
2	\$C200	Serial port 2	Communication				
3	\$C300	Video connectors	Enhanced video firmware				
4	\$C400	Mouse	Mouse				
5	\$C500	Intelligent disk port devices					
6	\$C600	Disk drives	Built-in and				

No device

#### Memory expansion

mouse at \$C700 and the memory expansion card at \$C400.

Important

7

\$C700

The addresses shown in Table 3-6 are not entry points in the sense that you can send characters to be printed by sending them to JSR \$Cn00.

external drives

Reserved

71

Chapter

7

8

5

9

6

# Firmware protocol

The Apple IIc supports a standard firmware protocol that, in addition to the standard link address, provides a table of device identification and entry points to standard and optional firmware subroutines. The protocol is equivalent to the Pascal 1.1 firmware protocol in use on other Apple II's, and is outlined in Table 3-7.

#### Table 3-7

Firmware	protocol	locations

Firmware	a bioloc	
Address	Value	Description
\$Cn05	\$38	Pascal firmware card/port identifier.
\$Cn07	\$18	Pascal firmware card/port identifier.
\$Cn0B	\$01	Generic signature byte of a firmware card/port.
\$Cn0C	\$ci	Device signature byte: i is an identifier (not necessarily unique).
		c = device class (not all used on the Apple IIc):\$00reserved\$01printer\$02hand control or other X-Y device\$03serial or parallel I/O card/port\$04modem\$05sound or speech device\$06clock\$07mass-storage device\$0880-column card/port\$09network or bus interface\$0Aspecial purpose (none of the above)\$0B-0Freserved
\$Cn0D	ii	\$Cnii is the initialization entry address (PInit).
\$Cn0E	rr	\$Cnrr is the read routine entry address (PRead) (returns character read in A register).
\$Cn0F	ww	\$Cnww is the write routine entry address (PWrite) (enters with character to write in A register).
\$Cn10	SS	\$Cnss is the status routine entry address (PStatus) (enters with request code in A register: 0 to ask "Are you ready to accept output?" or 1 to ask "Do you have input ready?").
\$Cn11	\$00	If additional address bytes follow; nonzero if not

Each table begins with identification bytes (\$Cn05 through \$Cn0C). Then, starting with address \$Cn0D, each byte in the table represents the low-order byte of the entry-point address of a firmware routine. The high-order byte of each address is always \$Cn, where n is the port number. Your program uses these byte values to construct its own jump table for subroutine calls to the ports.

All port routines require, on entry, that the X register contain \$Cn and that the Y register contain \$n0.

All routines, on exit, return an error code in the X register (0 means no error occurred; 3 means the request was invalid). The carry bit in the program status register usually contains a reply to a request code (0 means no; 1 means yes).

All the Apple IIc ports except the disk port conform to this protocol. The disk port is described in Chapter 6.

## Port I/O space

By a convention used in other Apple II series machines, each port or slot has exclusive use of 16 memory locations set aside for data input and output. The addresses of these locations are of the form C080 + #n0, where n is the port or slot number. Table 3-8 lists the port I/O space used in the Apple IIc.

# Port ROM space

In the Apple II and IIe, one 256-byte page of memory space is allocated to each slot. This space is used for read-only memory (ROM or PROM on the interface card) with driver programs that control the operation of input/output devices, as outlined in Table 3-7. On the Apple IIc, this space is dedicated to port firmware. However, I/O ROM space in the Apple IIc is used as efficiently as possible, and there is not a strict correspondence between firmware for port n and the \$Cn00 space, except as regards entry points.

For more information, refer to the hardware page memory map in Appendix B.

#### Table 3-8

Port I/O locations

Port	Locations				
1	\$C090-\$C09F				
2	\$COAO-\$COAF				
6	\$C0E0-\$C0EF				

# **Expansion ROM space**

The 2K-byte memory space from \$C800 to \$CFFF in the Apple IIc—called *expansion ROM space* on the Apple II, II Plus, and IIe—contains the enhanced video firmware and port and memory transfer subroutines. The Apple IIc, unlike the II, II Plus, or IIe, always has this space switched in.

#### Port screen hole RAM space

There are 128 bytes of memory (64 in main memory, 64 in auxiliary memory) allocated to the ports, eight bytes per port, as shown in Table 3-9. These bytes are reserved for use by the system, except as described in Chapters 4 through 9.

#### Table 3-9

Port screen hole memory locations

Base	Ports									
address	1	2	3	4	5	6	7			
\$0478	\$0479	\$047A	\$047B	\$047C	\$047D	\$047E	\$047F			
\$04F8	\$04F9	\$04FA	\$04FB	\$04FC	\$04FD	\$04FE	\$04FF			
\$0578	\$0579	\$057A	\$057B	\$057C	\$057D	\$057E	\$057F			
\$05F8	\$05F9	\$05FA	\$05FB	\$05FC	\$05FD	\$05FE	\$05FF			
\$0678	\$0679	\$067A	\$067B	\$067C	\$067D	\$067E	\$067F			
\$06F8	\$06F9	\$06FA	\$06FB	\$06FC	\$06FD	\$06FE	\$06FF			
\$0778	\$0779	\$077A	\$077B	\$077C	\$077D	\$077E	\$077F			
\$07F8	\$07F9	\$07FA	\$07FB	\$07FC	\$07FD	\$07FE	\$07FF			

These addresses are unused bytes in the RAM reserved for text and low-resolution graphics displays, and hence they are sometimes called screen holes. These particular locations are not displayed on the screen and their contents are not changed by the built-in output routines. In other words, they are used by the output routines but they are not part of the video display.

Warning All the screen holes in auxiliary memory, and many of them in main memory, are reserved for special use by Apple IIc firmware—for example, to store initialization information. Do not use any locations marked **reserved** in this manual.

The way that port firmware uses these RAM locations and their addresses is covered in Chapters 4 through 10.


# Interrupts

Appendix E describes interrupt handling on the Apple IIc.

Interrupts are a way to more efficiently use the hardware in a computer. Interrupt support built into the Apple IIc's firmware is described briefly below.

When the IRQ line on the 65C02 microprocessor is activated, the 65C02 transfers program control through the vector in locations \$FFFE through \$FFFF of ROM or whichever bank of RAM is switched in (Chapter 2). If ROM is switched in, this vector is the address of the Monitor's interrupt handler, which determines whether the request is due to an interrupt that should be handled internally. If so, the Monitor handles it and then returns control to the interrupted program.

If the interrupt is due to a BRK (\$00) instruction, control is transferred through the BRK vector (\$03F0-03F1). Otherwise, control is transferred through the IRQ vector (\$03FE-\$03FF).



Keyboard and Speaker This chapter describes how to use two of the Apple IIc's built-in devices: the keyboard and the speaker.

# **Keyboard input**

Table 4-1 describes the characteristics of the keyboard that relate to programming. You won't have to write routines to read the keyboard from all your assembly-language programs since the Apple IIc firmware Monitor provides keyboard support through the three standard input routines described in Chapter 3—RdKey, KeyIn, and GetLn. You *can* do all your keyboard handling directly in your programs if you want to, but it's nice to know that you're not forced to.

#### Reading the keyboard

The keyboard encoder and ROM (see Chapter 11) can generate all 128 ASCII codes, so all the special character codes in the ASCII character set are available from the keyboard. Your machinelanguage programs can call RdKey to get characters from the keyboard. RdKey reads characters a byte at a time from the keyboard data location (\$C000) shown in Table 4-1.

Here is how your programs should go about reading the keyboard:

- 1. Test bit 7 of address \$C000 to see if a key has been pressed. Bit 7 is the keyboard strobe bit.
- 2. When bit 7 goes to a 1, you know that the low-order seven bits of \$C000 are a valid character.
- 3. Clear the keyboard strobe (bit 7) at \$C000 by reading or writing *anything* to address \$C010.

\$C010 has another function besides clearing the keyboard strobe: its high bit is a 1 while a key is pressed (except the Apple keys, Control, Shift, Caps Lock, and Reset). Bit 7 at this location is therefore called *any-key-down*. You could use this to let a program do something useful other than just waiting for the next key to be pressed. (People are generally a *lot* slower than the Apple IIc.) Check \$C010 occasionally to see if something should be done.

**Important** If your program needs to read both the keyboard flag and the strobe, it must read the strobe bit first. Any time you read the any-key-down bit at \$C010, you also clear the keyboard strobe bit at \$C000.

For a description of how the keyboard strobe works, refer to Appendix E.

#### Table 4-1

Ke	yboard	input	charact	teristics	
----	--------	-------	---------	-----------	--

		and the second				
Port number	None					
		ard is always on, in the sense that any ess generates a KSTRB.				
characteristics the ke		routine clears the keyboard strobe and sets yboard as the standard input device (that is, SW to point to RdKey).				
Hardware lo						
\$C000	Keyb	oard data and strobe				
\$C010	Any-k	key-down flag and clear-strobe switch				
		lumn switch status on bit 7; 1 = 40-column y = switch down				
-		Apple status on bit 7; 1 = pressed (also input switch 0)				
\$C062 Solid		Apple status on bit 7; $1 = pressed$				
Monitor firm routines	ware					
Location \$FD6A	Name GetLn	Description Gets an input line with prompt				
\$FD67	GetLnZ	Gets an input line with preceding carriage return				
\$FD6F	GetLn1	Gets an input line, but with no preceding prompt				
\$FD1B	KeyIn	The keyboard input subroutine				
\$FD35	RdChar	Gets an input character or escape code				
\$FD0C	RdKey	The standard character input subroutine				
Use of other Page 2		ard character string input buffer (see GetLn				

After your program has cleared the keyboard strobe, the strobe remains low until another key is pressed.

Table 4-2 shows the ASCII codes generated by all the keys on the Apple IIc keyboard. Remember, if the strobe bit is set, the character values that your program sees will be equal to the values given in Table 4-2 plus \$80.

On GetLn, GetLn1, and RdKey, see Chapter 3.

On game input switches, see Chapter 9.

	Key alone		+ Co	ntrol	+ Sh	lift	+ Bo	th
Көу	Code	Char	Code	Char	Code	Char	Code	Char
Delete	<b>7</b> F	DEL	7F	DEL	7F	DEL	7F	DEL
Left Arrow	08	BS	08	BS	08	BS	08	BS
Tab	09	HT	09	HT	09	HT	09	HT
Down Arrow	<b>0A</b>	LF	<b>0A</b>	LF	<b>0A</b>	LF	<b>0A</b>	LF
Up Arrow	0B	VT	<b>0B</b>	VT	<b>0B</b>	VT	<b>0B</b>	VT
Return	0D	CR	0D	CR	0D	CR	0D	CR
<b>Right Arrow</b>	15	NAK	15	NAK	15	NAK	15	NAK
Escape	1B	ESC	1B	ESC	1B	ESC	1B	ESC
Space	20	SP	20	SP	20	SP	20	SP
1.	27	•	27	1	22	H	22	"
, <	2C	,	2C	,	3C	<	3C	<
	2D	1	1F	US	5F	100	1F	US
. >	2E		2E		3E	>	3E	>
/?	2F	1	2F	1	3F	?	3F	?
0)	30	0	30	0	29	)	29	)
1!	31	1	31	1	21	1	21	1
20	32	2	00	NUL	40	@	00	NUL
3 #	33	3	33	3	23	#	23	#
4 \$	34	4	34	4	24	\$	24	\$
5%	35	5	35	5	25	%	25	%
6 ^	36	6	1E	RS	5E	^	1E	RS
7&	37	7	37	7	26	&	26	&
8 •	38	8	38	8	2A	•	2A	•
9(	39	9	39	9	28	(	28	(
;:	3B	;	3B	;	3A	:	3A	÷
= +	3D	, . =	3D	, _	2B	+	2B	+
[{	5B	[	1B	ESC	7B	{	1B	ESC
λi -	5C	۱.	1C	FS	7C	ì	1C	FS
1}	5D	ì	1D	GS	7D	j.	1D	GS
1~	60	1	60	!	7E	~	7E	~
A	61	a	01	SOH	41	Α	01	SOH
В	62	b	02	STX	42	B	02	STX
č	63	c	03	ETX	43	c	03	ETX
D	64	d	03	EOT	45	D	03	EOT
E	65		04	ENQ	44 45	E	04	ENQ
F	66	e f	06	ACK	45	F	05	ACK
G	67			BEL	40 47	г G		
H	68	g h	07				07	BEL
	69		08	BS	48 40	H	08	BS
I	09	i	09	HT	49	I	09	HT

#### Table 4-2 Keys and ASCII codes

	K	ey alone	+ Co	ntrol	+ Sł	hift	+ Bo	oth
Key	Co	de Cho	ar Code	Char	Code	Char	Code	Char
J	6A	j	0A	LF	4A	J	0A	LF
K	6B		<b>0B</b>	VT	4B	K	0B	VT
L	6C	1	0C	FF	4C	L	0C	FF
Μ	6D	m	0D	CR	4D	Μ	0D	CR
N	6E	n	0E	SO	4E	Ν	0E	SO
0	6F	ο	OF	SI	4F	0	0F	SI
Р	70	р	10	DLE	50	Р	10	DLE
Q	71	q	11	DC1	51	Q	11	DC1
R	72	r	12	DC2	52	R	12	DC2
S	73	S	13	DC3	53	S	13	DC3
Т	74	t	14	DC4	54	Т	14	DC4
U	75	u	15	NAK	55	U	15	NAK
V	76	v	16	SYN	56	v	16	SYN
W	77	w	17	ETB	57	W	17	ETB
х	78	х	18	CAN	58	Х	18	CAN
Y	79	У	19	EM	59	Y	19	EM
Z	7A	z	1A	SUB	5A	Z	1A	SUB

# Table 4-2 (continued)Keys and ASCII codes

Note: Codes are in hexadecimal here; refer to Table G-8 for decimal equivalents.

There are several keys that do not generate ASCII codes themselves, but alter the characters produced by other keys. These modifier keys are Control, Shift, and Caps Lock.

Your programs can also use the Open Apple and Solid Apple as character modifier keys while handling keyboard input, and, if one or both of them are pressed, branch to a special routine, such as a help program. Your program can read Open Apple at \$C061 and Solid Apple at \$C062.

Another key that doesn't generate a code is Reset, located at the upper-left corner of the keyboard; it is connected directly to the Apple IIc's processor. Pressing Reset with Control depressed normally causes the system to stop whatever program it's running and restart itself. If you hold Open Apple while pressing Control-Reset, the Apple IIc performs a forced cold start. The restart sequence is described in Chapter 2.

Keystrokes can also generate interrupts. See Appendix E.

The reset routine is described in Chapter 2.

For Information on how to have programs interpret keystrokes in a standard way, refer to the *Apple II Design Guidelines* listed in the Bibliography.

# Monitor firmware support for keyboard input

Chapter 3 describes the three standard Monitor input routines serving the keyboard: GetLn, RdKey, and KeyIn. This section discusses the three other available Monitor routines.

## GetLnZ

GetLnZ (at address \$FD67) is an alternate entry point for GetLn that first sends a carriage return to the standard output, then continues into GetLn.

## GetLn1

GetLn1 (at address \$FD6F) is an alternate entry point for GetLn that does not issue a prompt before it accepts the input line. However, if the user cancels the input line with too many backspaces or with Control-X, then GetLn1 issues the prompt stored at location \$33 when it gets another line.

## RdChar

RdChar (at address \$FD35) is a subroutine that gets characters from the standard input subroutine, and also interprets the escape codes listed in Chapter 3.

If the enhanced video firmware is active, Right Arrow (Control-U) reads a character from the screen as if it were typed from the keyboard. This is a function of the Monitor's built-in editing capability described in Chapter 3.

# Speaker output

The Apple IIc has a small speaker mounted near the front of the bottom plate of its case. The speaker is connected to a soft switch that toggles; that is, the switch has two states, off and on, and it changes from one to the other each time it is accessed. Table 4-3 describes the speaker output characteristics.

Electrical specifications of the speaker circuit appear in Chapter 11.

82

### Table 4-3

Speaker output characteristics

Port number	None.
Commands	Some programs sound the speaker in response to Control-G.
Initial	Reset routine sounds the speaker.
characteristics	
Hardware location	
\$C030	Toggle speaker (read only).
Monitor firmware routines	
Location Nam	e Description
\$FBDD Bell	
\$FF3A Bell	Sends Control-G to the current output.

# Using the speaker

If you switch the speaker once, by reading or writing to \$C030, it emits a click; to make longer sounds, access the speaker repeatedly. The switch for the speaker uses memory location \$C030. You can make various tones and buzzes with the speaker by using combinations of timing loops in your program.

Important

You should always use a read operation to toggle the speaker. If you write to this soft switch, it switches twice in rapid succession. The resulting pulse is so short that the speaker doesn't have time to respond; it doesn't make a sound. See Chapter 3.

# Monitor firmware support for speaker output


The Monitor supports the speaker with one simple routine, Bell1. A related routine, Bell, supports the current output device—the one that CSW points to.

## Bell1

Bell1 (at address \$FDBB) makes a beep through the speaker by generating a 1-kHz tone in the Apple IIc's speaker for 0.1 second. This routine scrambles the A and X registers.

# Bell

The Monitor routine Bell (at location \$FF3A) writes a bell control character (ASCII Control-G) to the current output device. This routine leaves the accumulator holding \$87.



Video Display Output NTSC stands for National Television Standards Committee, a group that formulates broadcast and reception guidelines used by the USA and several other countries. The Apple IIc's primary output device is its video display. You can use any ordinary color or monochrome video monitor with the Apple IIc. An ordinary monitor is one that accepts **NTSC**compatible composite video. If you use Apple IIc color graphics with a black-and-white monitor, the display will appear as black, white, and two shades of gray.

If you are only using graphics modes and 40-column text, you can use a television set for your video display. If the TV set has an input connector for composite video, you can connect it directly to your Apple IIc; otherwise, you must attach an RF video modulator between the Apple IIc and the television set.

Important The Apple IIc can produce an 80-column text display. However, if you use an ordinary color or black-and-white television set, 80-column text will be too blurry to read. For a clear 80-column display, you must use a high-resolution video monitor with a bandwidth of 14 MHz or greater.

Table 5-1 summarizes the video output port's characteristics and points to other information in this chapter.

 Table 5-1

 Video output port characteristics

Port number	Output port 3.
Commands	See Figure 5-3.
Initial characteristics	See Figure 5-3. Note: If a program is to use the enhanced video firmware, it should turn it on and then immediately check the 80/40 switch. If the switch is in the 40 position, the program should issue a Control-Q.
Hardware locations	See Table 5-7.
Monitor firmware routines	See Table 5-11.
I/O firmware entry points	See Table 5-12.

# Video display specifications

Table 5-2 summarizes the video display's specifications, and provides a further guide to other information in this chapter.

### Table 5-2

Video display specifications

Display modes	40-column text; map: Figure 5-5 80-column text; map: Figure 5-6
	Low-resolution color graphics; map: Figure 5-7
	High-resolution color graphics; map: Figure 5-8
	Double high-resolution color graphics; map: Figure 5-9
Text capacity	24 lines by 80 columns (character positions)
Character set	96 ASCII characters (uppercase and lowercase)
Display formats	Normal, inverse, flashing, MouseText (Table 5-3)
Low-resolution graphics	16 colors (Table 5-4): 40 horizontal by 48 vertical; map: Figure 5-7
High-resolution graphics	6 colors (Table 5-5): 140 horizontal by 192 vertical (restricted)
	Black and white: 280 horizontal by 192 vertical; map: Figure 5-8
Double high-resolution graphics	16 colors (Table 5-6): 140 horizontal by 192 vertical (no restrictions)
	Black and white: 560 horizontal by 192 vertical; map: Figure 5-9

The video signal produced by the Apple IIc is NTSC-compatible composite color video available at two places on the back panel of the Apple IIc: the RCA-type phono jack and the 15-pin D-type connector. Use the RCA-type phono jack to connect a video monitor, and the DB-15 connector for an external video modulator or other video expansion hardware.

See "Video Output Signals" in Chapter 11 for more on video expansion hardware.

# Text modes

Either of the Apple IIc's two text modes can display all 96 ASCII characters: uppercase and lowercase letters, the ten digits, punctuation marks, and special characters. Each character is displayed in an area of the screen that is seven dots wide by eight dots high. The characters are formed by a dot matrix five dots wide (with a few exceptions, such as underscore), leaving two blank columns of dots between characters in a row. Except for lowercase letters with descenders, the characters are only seven dots high, leaving one blank line of dots between rows of characters.

The normal display has white (or other monochrome color used by your monitor) dots on a dark background. Characters can also be displayed as black dots on a white background; this is called **inverse video**.

# Text character sets

The Apple IIc can display either of two text character sets: the *primary set* and an *alternate set* (Table 5-3). The forms of the characters in the two sets are actually the same, but the available display formats are different. The display formats are

- normal, with white dots on a black screen
- inverse, with black dots on a white screen
- □ flashing, alternating between normal and inverse

The Apple IIc can display uppercase characters in all three formats—normal, inverse, and flashing—with the primary character set. Lowercase letters can only be displayed in normal format. This makes the primary character set compatible with most software written for the Apple II and II Plus, which can display text in flashing format but don't have lowercase characters.

The alternate character set trades the flashing format for a complete set of inverse characters. With the alternate character set, the Apple IIc can display uppercase letters, lowercase letters, numbers, and special characters in either normal format or inverse format. It can also display MouseText.

See "MouseText."

You can select between character sets with the alternate-text soft switch, described later in this chapter. Table 5-3 shows the character codes in decimal and hexadecimal for the Apple IIc primary and alternate character sets in normal, inverse, and flashing formats.

## Table 5-3

Display character sets

Hex	Primary charac	cter set	Alternate character set		
values	Character type	Format	Character type	Format	
\$00 <b>-</b> \$1F	Uppercase letters	Inverse	Uppercase letters	Inverse	
\$20–\$3F	Special characters	Inverse	Special characters	Inverse	
\$40 <b>-</b> \$5F	Uppercase letters	Flashing	MouseText		
\$60 <b>-</b> \$7F	Special characters	Flashing	Lowercase letters	Inverse	
\$80 <b>-</b> \$9F	Uppercase letters	Normal	Uppercase letters	Normal	
\$A0-\$BF	Special characters	Normal	Special character	Normal	
\$C0-\$DF	Uppercase letters	Normal	Uppercase letters	Normal	
\$E0-\$FF	Lowercase letters	Normal	Lowercase letters	Normal	

Each character on the screen is stored as one byte of display data. The low-order six bits make up the ASCII code of the character being displayed. The remaining two (high-order) bits select format and the group within ASCII.

To identify particular characters and values, refer to Table 4-2.

# MouseText


The alternate character set contains 32 graphics characters called *MouseText* in place of the primary set's inverse uppercase characters from \$40 through \$5F. These graphics are especially convenient to use with a mouse because they can be generated by character codes instead of groups of high-resolution byte values, and they can be moved around quickly. To use MouseText characters, do the following:

- 1. Turn on the enhanced video firmware with PR#3 or 6 Control-P.
- 2. Set inverse mode: use the INVERSE command or put \$3F in location \$32, or print Control-O.
- 3. Turn on MouseText with PRINT CHR\$(27); or pass \$1B to COut in the accumulator.
- Print the uppercase letter (or other ASCII character in the range \$40 through \$5F:@[ \] ^ or \_ ) that corresponds to the MouseText character you want.
- Turn off MouseText with PRINT CHR\$(24); or pass \$18 to COut1 in the accumulator.
- 6. Set normal mode: use the NORMAL command or put \$FF in location \$32, or print a Control-N.

Here is a sample Applesoft program that prints all the MouseText characters:

```
10 D$=CHR$(4)
20 PRINT PRINT D$;"PR#3"
30 INVERSE
40 PRINT CHR$(27);"ABCDEFGHIJKLMNOPQRSTUVWXYZ[]^_";
50 PRINT CHR$(24);
60 NORMAL
```

MouseText characters and their corresponding ASCII characters are shown in Figure 5-1.



# 40-column versus 80-column text

The Apple IIc has two text display modes: 40-column and 80column. The number of dots in each character does not change, but the characters in 80-column mode are only half as wide as the characters in 40-column mode. Compare the two displays in Figure 5-2. On an ordinary color or black-and-white television set, the narrow characters in the 80-column display blur together; you must use the 40-column mode to display text on a television set. ]LIST 0,100

10 REM APPLESOFT CHARACTER DEMO

- 20 TEXT : HOME
- 30 PRINT : PRINT "Applesoft Char acter Demo"
- 40 PRINT : PRINT "Which characte
   r set--"
- 50 PRINT : INPUT "Primary (P) or Alternate (A) ?";A\$
- 60 IF LEN (A\$) < 1 THEN 50
- 65 LET A\$ = LEFT\$ (A\$,1) 70 IF A\$ = "P" THEN POKE 49166,
- 0
- 80 IF A\$ = "A" THEN POKE 49167, 0
- 90 PRINT : PRINT "...printing th e same line, first"
- 100 PRINT " in NORMAL, then INVE RSE ,then FLASH:": PRINT

]LIST

```
10 REM APPLESOFT CHARACTER DEMO
20 TEXT : HOME
30 PRINT : PRINT "Applesoft Character Demo"
40 PRINT : PRINT "Which character set--"
50 PRINT : INPUT "Primary (P) or Alternate (A) ?";A$
60 IF LEN (A$) < 1 THEN 50
70 LET A$ = LEFT$ (A$,1)
80 IF A = "P" THEN POKE 49166,0
90 IF A$ = "A" THEN POKE 49167,0
100 PRINT : PRINT "...printing the same line, first"
150 PRINT " in NORMAL, then INVERSE , then FLASH:": PRINT
160 NORMAL : GOSUB 1000
170 INVERSE : GOSUB 1000
180 FLASH : GOSUB 1000
190 NORMAL : PRINT : PRINT : PRINT "Press any key to repeat." GET A$
200 GOTO 10
1000 PRINT : PRINT "SAMPLE TEXT: Now is the time--12:00"
1100 RETURN
]
```

#### Figure 5-2

40-column and 80-column text with alternate character set




Figure 5-3 shows the characteristics of the text display modes and how to switch between them.

Figure 5-3

Text mode characteristics and switching

#### Table 5-4

Low-resolution graphics colors

Nibble	e value	
Dec	Hex	Color
0	\$00	Black
1	\$01	Magenta
2	\$02	Dark blue
3	\$03	Purple
4	\$04	Dark green
5	\$05	Gray 1
6	\$06	Medium blue
7	\$07	Light blue
8	\$08	Brown
9	\$09	Orange
10	\$0A	Gray 2
11	\$0B	Pink
12	\$0C	Light green
13	\$0D	Yellow
14	\$0E Aquamari	
15	\$0F	White

# **Graphics modes**

The Apple IIc can produce color video graphics in any of three different modes:

- low-resolution graphics, 48 rows by 40 columns
- □ high-resolution graphics, 192 rows by 280 columns
- □ double high-resolution graphics, 192 rows by 560 columns

Each graphics mode treats the screen as a rectangular array of spots. Normally, your programs will use the features of some highlevel language to draw graphics dots, lines, and shapes on the screen; this section describes the way the resulting graphics data are stored in the Apple IIc's memory.

# Low-resolution graphics

The Apple IIc displays an array of 48 rows by 40 columns of colored blocks in the low-resolution graphics mode. Each block can be any one of sixteen colors, including black and white. On a black-andwhite monitor or television set, these colors appear as black, white, and two shades of gray. There are no blank dots between blocks; adjacent blocks of the same color merge to make a larger shape.

The low-resolution graphics display data are stored in the same part of memory as the data for the 40-column text display. Each byte contains data for two low-resolution graphics blocks. The two blocks are displayed one atop the other in a display space the same size as a 40-column text character, seven dots wide by eight dots high.

Half a byte—four bits, or one nibble—is assigned to each graphics block. Each nibble can have a value from 0 to 15, and this value determines which one of sixteen colors appears on the screen. The colors and their corresponding nibble values are shown in Table 5-4. In each byte, the low-order nibble sets the color for the top block of the pair, and the high-order nibble sets the color for the bottom block. Thus, a byte containing the hexadecimal value \$D8 produces a brown block atop a yellow block on the screen.


*Note:* colors may vary, depending on adjustment of monitor or television set. As explained earlier in this chapter, the text display and the lowresolution graphics display use the same area in memory. Your programs should usually clear this part of memory when they change display modes, but you can store data as text and display them as graphics, or vice versa. All you have to do is change the mode switch, described later in this chapter, without changing the display data. This usually produces meaningless jumbles on the display, but some programs have used this technique to good advantage for producing complex low-resolution graphics displays quickly.

# **High-resolution graphics**

In the high-resolution graphics mode, the Apple IIc displays an array of colored dots in 192 rows and 280 columns. The colors available are black, white, purple, green, orange, and blue, although the colors of the individual dots are limited, as described below, by the color of adjacent dots. Adjacent dots of the same color merge to form a continuous colored area.

High-resolution graphics display data are stored in either of two 8192-byte areas in memory. These areas are called *high-resolution Page 1* and *Page 2*; think of them as display data buffers. Normally, your programs will use the features of some high-level language to draw graphics dots, lines, and shapes to display; this section describes the way the resulting graphics data are stored in the Apple IIc's memory.

The Apple IIc high-resolution graphics display is bit-mapped: each dot on the screen corresponds to a bit in the Apple IIc's memory. The seven low-order bits of each display byte control a row of seven adjacent dots on the screen, and 40 adjacent bytes in memory control a row of 280 (7 times 40) dots. The eighth bit (the most significant) of each byte is not displayed; it selects one of two color sets, as described below. The least significant bit of each byte is displayed as the leftmost dot in a row of seven, followed by the next-least significant bit, and so on, as shown in Figure 5-4.



## Figure 5-4 High-resolution display bits

There is a simple correspondence between bits in memory and dots on the screen on a black-and-white monitor. A dot is white if the bit controlling it is on (1), and the dot is black if the bit is off (0). On a black-and-white television set, pairs of dots merge together; alternating black and white dots merge to a continuous gray.

A dot whose controlling bit is off (0) is black on an NTSC color monitor or a color television set. If the bit is on, the dot is white or a color, depending on its position, the dots on either side, and the setting of the high-order bit of the byte. Call the leftmost column of dots column 0, and assume (for the moment) that the high-order bits of all the data bytes are off (0). If the bits that control them are on, dots in even-numbered columns, 0, 2, 4, and so forth, are purple, and dots in odd-numbered columns are green—but only if the dots on either side are black. If two adjacent dots are both on, they are both white.

You select the other two colors, blue and orange, by turning the high-order bit (bit 7) of a data byte on (1). The colored dots controlled by a byte with the high-order bit on are either blue or orange: the dots in even-numbered columns are blue, and the dots in odd-numbered columns are orange (again, only if the dots on either side are black). Within each horizontal line of seven dots controlled by a single byte, you can have black, white, and one pair of colors. To change the color of any dot to one of the other pair of colors, you must change the high-order bit of its byte, which affects the colors of all seven dots controlled by the byte. In brief, high-resolution graphics displayed on a color monitor or television set are made up of colored dots, according to the following rules:

□ Dots in even-numbered columns can be black, purple, or blue.

- □ Dots in odd-numbered columns can be black, green, or orange.
- □ If adjacent dots in a row are both on, they are both white.
- □ The colors in each row of seven dots controlled by a single byte are either purple and green, or blue and orange, depending on whether the high-order bit is off (0) or on (1).

These rules are summarized in Table 5-5. The blacks and whites are numbered to remind you that the high-order bit is different.

9 - I			
Bits 0-6	Bit 7 off	Bit 7 on Black 2	
Adjacent columns off	Black 1		
Even columns on	Purple	Blue	
Odd columns on	Green	Orange	

Table 5-5High-resolution graphics colors

Adjacent columns on

Note: Colors may vary, depending on adjustment of monitor or television set.

The peculiar behavior of the high-resolution colors reflects in part the way NTSC color television works. The dots that make up the Apple IIc video signal are spaced to coincide with the frequency of the color subcarrier used in the NTSC system. Alternating on and off dots at this spacing cause a color monitor or TV set to produce color, but two or more on dots together do not.

White 1

White 2

Double high-resolution graphics

The horizontal resolution of double high-resolution graphics is 560 dots per line, with 192 lines. Double high-resolution graphics maps the low-order seven bits of the bytes in the two double high-resolution graphics pages. A double high-resolution page is made up of a 8192-byte page in main memory and an equivalent page having the same address in auxiliary memory. In most cases, only the first double high-resolution graphics page is used.

For more details about the way the Apple IIc produces color on a TV set, see Chapter 11. For a table of reversed bit patterns, refer to Appendix H. The bytes in the main-memory and auxiliary-memory pages are displayed in exactly the same manner as the characters in 80column text: of each pair of identical addresses, the auxiliarymemory byte is displayed first, and the main-memory byte is displayed second. A dot whose controlling bit is off (0) is black when displayed.

Unlike high-resolution color, double high-resolution color has no restrictions on which colors can be adjacent. Color is determined by any four adjacent dots along a line. Think of a four-dot-wide window moving across the screen: at any given time, the color displayed corresponds to the 4-bit value from Table 5-6 that corresponds to the window's position (Figure 5-9). Effective horizontal resolution with color is 140 (560 divided by 4).

Table 5-6 describes the data values used to produce colors in double high-resolution graphics. To use the table, divide the column number by four and use the remainder to find the correct column: ab0 is a byte residing in auxiliary memory corresponding to a remainder of 0 (byte 0, 4, 8, and so on), mb1 is a byte residing in main memory corresponding to a remainder of 1 (byte 1, 2, 9 and so on), and similarly for ab2 and mb3.

# Mixed-mode displays

Any of the graphics displays can have four lines of text, either 40column or 80-column, at the bottom of the screen. Graphics displays with text at the bottom are called *mixed-mode displays*. To use them, the TEXT switch must be off (read \$C050) and the MIXED switch on (read \$C053).

**Important** You cannot display 40-column text with double high-resolution graphics.

To determine what appears where in mixed-mode displays, refer to Figures 5-5 through 5-9 later in this chapter. See the bottom sixth of the appropriate text display (Figure 5-5 or 5-6) and the upper five-sixths (down to the heavy horizontal line) in the appropriate graphics display (Figures 5-7 to 5-9).

Color	ab0	mbl	ab2	mb3	Repeated bit pattern
Black	\$00	\$00	\$00	\$00	0000
Magenta	\$08	\$11	\$22	\$44	0001
Brown	\$44	\$08	\$11	\$22	0010
Orange	\$4C	\$19	\$33	\$66	0011
Dark green	\$22	\$44	\$08	\$11	0100
Gray 1	\$2A	\$55	\$2A	\$55	0101
Green	\$66	\$4C	\$19	\$33	0110
Yellow	\$6E	\$5D	\$3B	\$77	0111
Dark blue	\$11	\$22	\$44	\$08	1000
Purple	\$19	\$33	\$66	\$4C	1001
Gray 2	\$55	\$2A	\$55	\$2A	1010
Pink	\$5D	\$3B	\$77	\$6E	1011
Medium blue	\$33	\$66	\$4C	\$19	1100
Light blue	\$3B	\$77	\$6E	\$5D	1101
Aqua	\$77	\$6E	\$5D	\$3B	1110
White	\$7F	\$7F	\$7F	\$7F	1111

Table 5-6	
Double high-resolution	araphics colors

Note: Colors may vary, depending on adjustment of monitor or television set.

# **Display pages**

The Apple IIc uses data stored in specific areas in memory to generate its video displays. These areas, called *display pages*, serve as buffers where your programs can put data to be displayed. Each byte in a display buffer controls an object—a character, a colored block, or a group of adjacent dots—at a certain location on the display, depending on the current display mode.

The 40-column-text and low-resolution-graphics modes use two display pages of 1024 bytes each. These are called *text Page 1* and *text Page 2*, and they are located at \$0400 through \$07FF and \$0800 through \$0BFF in main memory. Normally, only Page 1 is used, but you can put text or graphics data into Page 2 and switch between displays. Either page can be displayed as 40-column text, lowresolution graphics, or mixed-mode (four lines of text at the bottom of a graphics display).

The 80-column text mode displays twice as much data as the 40column mode—1920 bytes—but it cannot switch pages when the enhanced video firmware is active. The 80-column text display uses a combination page made up of text Page 1 in main memory plus another page in auxiliary memory. This additional memory is *not* the same as text Page 2—in fact, it is text Page 1X, and it occupies the same address space as text Page 1 (see Figure 2-11). The built-in firmware I/O routines described in Chapter 3 take care of this extra addressing automatically; that is one reason to use these routines for all normal text output.

#### Important

t The built-in video firmware always displays Page 1 text. You cannot write text to Page 2 with the built-in firmware.

The high-resolution graphics mode also has two display pages, but each page is 8192 bytes long. In the 40-column text and lowresolution graphics modes each byte controls a display area seven dots wide by eight dots high. In high-resolution graphics mode each byte controls an area seven dots wide by one dot high. Thus, a high-resolution display requires eight times as much data storage as a low-resolution display, as shown in Table 5-7.

The double high-resolution graphics mode interleaves the two high-resolution pages (Pages 1 and 1X) in exactly the same way as 80-column text mode interleaves the text pages: column 0 and all subsequent even-numbered columns come from the auxiliary page; column 1 and all subsequent odd-numbered columns come from the main page.

#### Table 5-7

Video display page locations

Display mode	Display page	Lowest address	Highest address
40-column text,	1	\$0400 1024	\$07FF 2047
low-resolution graphics	2*	\$0800 2048	\$0BFF 3071
80-column text	1	\$0400 1024	\$07FF 2047
	2*	\$0800 2048	\$0bFF 3071
High-resolution	1	\$2000 8192	\$3FFF 16383
graphics	2	\$4000 16384	\$5FFF 24575
Double high-	1†	\$2000 8192	\$3FFF 16383
resolution graphics	2†	\$4000 6384	\$5FFF 24575

 This is not supported by firmware; for instructions on how to switch pages, refer to "Display Mode Switching."

† See "Double High-Resolution Graphics."

# Display mode switching

Table 5-8 shows the reserved locations for the soft switches that control the different display modes. The column of the table labeled *Action* indicates what to do to activate or read a switch setting: R means read the location, W means write anything to the location, R/W means read or write, and R7 means read the location and then check bit 7.

Table 5-9 lists the display modes that the firmware can set up automatically. In the 40-column modes, the contents of the standard I/O hooks KSW and CSW (Chapter 3) determine whether the enhanced video firmware features are available or not. The firmware also takes care of setting or clearing AltChar.

Table 5-10 lists other display modes available but not supported by firmware. For modes that display Page 2 with the 80Col switch on, your program may have to turn 80Store off after the firmware has turned it on.

Double low-resolution shows on the display screen when HiRes is off and both 80Col and DHiRes are on. It is the low-resolution graphics equivalent of 80-column text, and it uses the same map (Figure 5-6), giving you 48 rows of 80 blocks. The IOUDis (\$C07E) switch must be on to allow you to use locations \$C05E and \$C05F to change DHiRes. The firmware in fact leaves it on—and your program should, too—unless it wants to use locations \$C05E and \$C05F to change mouse values (Chapter 9).

## Table 5-8 Display soft switches

Display soft	swiiches		
Name	Action	Hex	Function
AltChar	W	\$C00E	Off: Display text using primary character set
AltChar	W	\$C00F	On: Display text using alternate character set
RdAltChar	R7	\$C01E	Read AltChar switch (1 = on)
80Col	W	\$C00C	Off: Display 40 columns
80Col	W	\$C00D	On: Display 80 columns
Rd80Col	R7	\$C01F	Read 80Col switch (1 = on)
80Store	W	\$C000	Off: Cause Page2 on to select auxiliary RAM
80Store	W	\$C001	On: Allow Page2 to switch main RAM areas
Rd80Store	R7	\$C018	Read 80Store switch (1 = on)
Page2	R/W	\$C054	Off: Select Page 1
Page2	R/W	\$C055	On: Select Page 1X (80Store on) or 2
RdPage2	R7	\$C01C	Read Page2 switch (1 = on)
TEXT	R/W	\$C050	Off: Display graphics or (if MIXED on) mixed
TEXT	R/W	\$C051	On: Display text
RdTEXT	R7	\$C01A	Read TEXT switch $(1 = on)$
MIXED	R/W	\$C053	Off: Display only text or only graphics

Table 5-8	(continued)
	off switches

Name	Action	Hex	Function
	Action	IIEY	
MIXED	R/W	\$C054	On: (If TEXT off) display text and graphics
RdMIXED	R7	\$C01B	Read MIXED switch (1 = on)
HiRes	R/W	\$C057	Off: (If TEXT off) display low-resolution graphics
HiRes	R/W	\$C058	On: (If TEXT off) display high-resolution or (if DHiRes on) double high-resolution graphics
RdHiRes	R7	\$C01D	Read HiRes switch (1 = on)
IOUDis	W	\$C07E	On: Disable IOU access for addresses \$C058 to \$C05F; enable access to DHiRes switch
IOUDis	W	\$C07F	Off: Enable IOU access for addresses \$C058 to \$C05F; disable access to DHiRes switch*
RdIOUDis	R7	\$C07E	Read IOUDis switch (1 = off)†
DHiRes	R/W	\$C05E	On: (If IOUDis on) turn on double high-resolution
DHiRes	R/W	\$C05F	Off: (If IOUDis on) turn off double high-resolution
RdDHiRes	R7	\$C07F	Read DHiRes switch (1 = on)†

• The firmware normally leaves IOUDis on. See also the following footnote.

† Reading or writing any address in the range \$C070-\$C07F also triggers the paddle timer and resets VBLInt (Chapter 9).

### Table 5-9

Display modes supported by firmware, including Applesoft

Display			Switches						
col/res	Туре	Page	80Col	80Store	Page2	TEXT	MIXED	HiRes	DHiRes
40-column	Text	1	Off		Off	On	Off	Off	Off
80-column	Text	1	On	•		On			
Low-res	Graphics	1	Off		Off	Off	Off	Off	Off
40/low	Mixed	1	Off		Off	Off	On	Off	
80/low	Mixed	1	On	•	Off	Off	On	Off	Off
Hi-res	Graphics	1	Off		Off	Off	Off	On	
Hi-res	Graphics	2	Off		On	Off	Off	On	
40/high	Mixed	1	Off		Off	Off	On	On	
80/high	Mixed	1	On	•	Off	Off	On	On	Off

\* 80Store is set by the firmware when 80Col is turned on.

## Table 5-10

Other display modes

Display			Switches						
col/res	Туре	Page	80Col	80Store	Page2	TEXT	MIXED	HiRes	DHiRes
40-column	Text	2	Off		On	On			
80-column		2	On	Off	On	On			
Low-res	Graphics	2	Off		On	Off	Off	Off	
40/low	Mixed	2	Off		On	Off	On	Off	
80/low	Mixed	2	On	Off	On	Off	On	Off	Off
Dbl-low	Graphics	1	On	•	Off	Off	Off	Off	On
Dbl-low	Graphics	2	On	Off	On	Off	Off	Off	On
80/dbl-low	Mixed	1	On	•	Off	Off	On	Off	On
80/dbl-low	Mixed	2	On	Off	On	Off	On	Off	On
40/high	Mixed	2	Off		On	Off	On	On	
80/high	Mixed	2	On	Off	On	Off	On	On	Off
Dbl-high	Graphics	1	On	•	Off	Off	Off	On	On
Dbl-high	Graphics	2	On	Off	On	Off	Off	On	On
80/dbl-high	Mixed	1	On	•	Off	Off	On	On	On
80/dbl-high	Mixed	2	On	Off	On	Off	On	On	On

\* 80Store is set by the firmware when 80Col is turned on, and must be turned off to use the second 80-column or double high-resolution page. This means that you cannot use firmware routines such as COut when displaying Page 2 modes not supported by firmware.

For example, to switch to mixed 80-column and double highresolution display Page 1, you can use these instructions in your program:

STA	\$C00D	Turns on 80Col; firmware then turns on 80Store.
LDA	\$C054	Turns off Page2; you could also have done a STA.
STA	\$C050	Turns off TEXT; that is, turns on graphics mode.
STA	\$C053	Turns on MIXED; it works now that TEXT is off.
STA	\$C057	Turns on HiRes; it works now that TEXT is off.
STA	\$C07E	Makes sure IOUDis is on so you can access DHiRes.
LDA	\$C05E	Turns on DHiRes; it works now that IOUDis is on.

# Display page maps

You should never have to store directly into display memory. Most high-level languages let you write statements that control the text and graphics displays. Similarly, if you are programming in assembly language, you should use the display features of the builtin I/O firmware.

## Warning

Never call any firmware with 80Col on or with 80Store and Page2 both on. If you do, the firmware will not function properly. As a general rule, always leave Page2 off.

All the different display modes use the same basic addressing scheme: characters or graphics bytes are stored as rows of 40 contiguous bytes, but the rows themselves are not stored at locations corresponding to their locations on the display. Instead, the display address is transformed so that three rows that are eight rows apart on the display are grouped together and stored in the first 120 locations of each block of 128 bytes (\$80 hex). For example, the first 128-byte block contains the data for rows 0, 8, and 16. The next 128-byte block contains data for rows 1, 9, and 17, and so on.

The display memory maps are shown in Figures 5-5 through 5-9. For a full description of the way the Apple IIc hardware handles display memory, see Chapter 11.

High-resolution graphics data are stored in much the same way as text, but there are eight times as many bytes to store, because eight rows of dots occupy the same space on the display as one row of characters.

The first 1024 bytes of the high-resolution display page contain the first row of dots from *each* of the 24 groups of eight rows of dots. The second 1024 bytes of the high-resolution display page contain the second row of dots from *each* group of eight rows of dots, and so on for all eight rows of all the groups. This fills up the 8192 bytes of the high-resolution display page.


The display maps show addresses only for each Page 1. To obtain addresses for text or low-resolution graphics Page 2, add 1024 (\$0400); to obtain addresses for high-resolution Page 2, add 8192 (\$2000).

The 80-column display works a little differently. Half of the data are stored in the normal text Page 1 memory, and the other half are stored in the *auxiliary* memory text Page 1. The display circuitry fetches bytes from the same address in both memory areas simultaneously and displays them sequentially: first the byte from the auxiliary memory, then the byte from the main memory. The characters in the even-numbered columns of the display are stored (starting with column 0) in main memory, and the characters in the odd-numbered columns of the display are stored (starting with column 1) in main memory.

To store display data in auxiliary memory, first turn on the 80Store soft switch by writing to location \$C001. With 80Store on, the pageselect switch Page2 selects between the portion of the 80-column display stored in Page 1 of main memory and the portion stored in the auxiliary memory. To select auxiliary memory, turn the Page2 soft switch on by reading or writing at location \$C055.

The double high-resolution graphics display stores information in the same way as high-resolution graphics, except there is an auxiliary memory location as well as a main memory location corresponding to each address. The two sets of display information are interleaved in a manner similar to the interleaving of two 40column displays to create an 80-column text display (Figure 5-9).

For more details about the way the displays are generated, see Chapter 11.



Map of 40-column text display







Figure 5-6 Map of 80-column text display



Map of low-resolution graphics display



Map of high-resolution graphics display



Map of double high-resolution graphics display

# Monitor support for video display output

Table 5-11 summarizes the addresses and functions of the video display support routines the Monitor provides. Except for COut and COut1, which are explained in Chapter 3, these routines are described in the subsections that follow.

Table 5-11 Monitor firmware routines

Name	Location	Description			
ClrEOL	\$FC9C	Clears to end of line from current cursor position			
CIEOLZ	\$FC9E	Clears to end of line using contents of Y register as cursor position			
ClrEOP	\$FC42	Clears to bottom of window			
ClrScr	F832	Clears the low-resolution screen			
ClrTop	\$F836	Clears top 40 lines of low-resolution screen			
COut	\$FDED	Calls output routine whose address is stored in CSW (normally COut1, Chapter 3)			
COut1	\$FDF0	Displays a character on the screen (Chapter 3)			
CROut	\$FD8E	Generates a carriage return character			
CROut1	\$FD8B	Clears to end of line, then generates a carriage return character			
HLine	\$F819	Draws a horizontal line of blocks			
HOME	\$FC58	Clears the window and puts cursor in upper-left corner of window			
PLOT	\$F800	Plots a single low-resolution block on the screen			
PrBl2	\$F94A	Sends 1 to 256 blank spaces to the output device whose address is in CSW			
PrByte	\$FDDA	Prints a hexadecimal byte			
PrErr	\$FF2D	Sends ERR and Control-G to the output device whose output routine address is in CSW			
PrHex	\$FDE3	Prints four bits as a hexadecimal number			

# Table 5-11 (continued)Monitor firmware routines

Name	Location	Description			
PrntAX	\$F941	Prints contents of A and X in hexadecimal			
SCRN	\$F871	Reads color value of a low resolution bloc on the screen			
SetCol	\$F864	Sets the color for plotting in low resolution			
VTabZ	\$FC24	Sets cursor vertical position (setting CV a location \$25 does not change vertical position until a carriage return)			
VLine	\$F828	Draws a vertical line of low-resolution blocks			

# ClrEOL

ClrEOL clears a text line from the cursor position to the right edge of the window. This routine destroys the contents of A and Y.

## CIEOLZ

ClEOLZ clears a text line to the right edge of the window, starting at the location given by base address BASL indexed by the contents of the Y register. This routine destroys the contents of A and Y.

## ClrEOP

ClrEOP clears the text window from the cursor position to the bottom of the window. This routine destroys the contents of A and Y.

## ClrScr

ClrScr clears the low-resolution graphics display to black. If you call this routine while the video display is in text mode, it fills the screen with inverse-mode at-sign (@) characters. This routine destroys the contents of A and Y.

# ClrTop

ClrTop is the same as ClrScr, except that it clears only the top 40 rows of the low-resolution display.

## COut

COut calls the current character output subroutine. The character to be sent to the output device should be in the accumulator. COut calls the subroutine whose address is stored in CSW (locations \$36 and \$37), usually the standard character output COut1.

113

#### COut1

COut1 displays the character in the accumulator on the display screen at the current cursor position and advances the cursor. It places the character using the setting of the inverse mask (location \$32). It handles these control characters: carriage return, line feed, backspace, and bell. When it returns control to the calling program, all registers are intact.

### CROut

CROut sends a carriage return to the current output device.

#### CROut1

CROut1 clears the screen from the current cursor position to the edge of the text window, then calls CROut.

#### HLine

HLine draws a horizontal line of blocks of the color set by SetCol on the low-resolution graphics display. Call HLine with the vertical coordinate of the line in the accumulator, the leftmost horizontal coordinate in the Y register, and the rightmost horizontal coordinate in location \$2C. HLine returns with A and Y scrambled and X intact.

### HOME

HOME clears the display and puts the cursor in the upper-left corner of the screen.

## PLOT

PLOT puts a single block of the color value set by SetCol on the lowresolution display screen. Call PLOT with the vertical coordinate of the line in the accumulator, and its horizontal position in the Y register. PLOT returns with the accumulator scrambled, but X and Y intact.

## PrBl2

PrBl2 sends from 1 to 256 blanks to the standard output device. Upon entry, the X register should contain the number of blanks to send. If X = \$00, then PrBlank will send 256 blanks.

### PrByte

PrByte sends the contents of the accumulator in hexadecimal to the current output device. The contents of the accumulator are scrambled.

#### PrErr

PrErr sends the word ERR, followed by a bell character (ASCII \$07), to the standard output device. On return, the accumulator is scrambled.

### PrHex

PrHex prints the lower nibble of the byte in the accumulator as a single hexadecimal digit. On return, the contents of the accumulator are scrambled.

## PrntAX

PrntAX prints the contents of the A and X registers as a four-digit hexadecimal value. The accumulator contains the first byte printed, and the X register contains the second. On return, the contents of the accumulator are scrambled.

### SCRN

SCRN returns the color value of a single block on the low-resolution display. Call it with the vertical position of the block in the accumulator and the horizontal position in the Y register. The block's color is returned in the accumulator. No other registers are changed.

## SetCol

SetCol sets the color used for plotting in low-resolution graphics to the value passed in the accumulator. The colors and their values are listed in Table 5-4.

### VLine

VLine draws a vertical line of blocks of the color set by SetCol on the low-resolution display. Call VLine with the horizontal coordinate of the line in the Y register, the top vertical coordinate in the accumulator, and the bottom vertical coordinate in location \$2D. VLine returns with the accumulator scrambled.

# I/O firmware support for video display output

Apple IIc video firmware conforms to the I/O firmware protocol described in Chapter 3. However, it does not support windows other than the full 80-by-24 window in 80-column mode, and the full 40-by-24 window in 40-column mode.

The video (port 3) protocol table is shown in Table 5-12.

### Table 5-12

Port 3 firmware protocol table

Address	Value	Description
\$C30B	\$01	Generic signature byte of firmware cards
\$C30C	\$88	80-column card device signature
\$C30D	\$ii	\$C3ii is entry point of initialization routine (PInit)
\$C30E	\$rr	\$C3rr is entry point of read routine (PRead)
\$C30F	\$ <del>w</del> w	\$C3ww is entry point of write routine (PWrite)
\$C310	\$ss	\$C3ss is entry point of the status routine (PStatus).

## PInit

PInit does the following:

- □ sets a full 80-column window
- □ sets 80Store (\$C001)
- □ sets 80Col (\$C00D)
- □ switches on AltChar (\$C00F)
- □ clears the screen; places cursor in upper-left corner
- □ displays the cursor

## PRead

PRead reads a character from the keyboard and places it in the accumulator with the high bit cleared. It also puts a 0 in the X register to indicate IOResult = GOOD.

### **PWrite**

PWrite should be called after placing a character in the accumulator with its high bit cleared. PWrite does the following:

- $\Box$  turns the cursor off
- □ if the character in the accumulator is not a control character, turns the high bit on for normal display or off for inverse display, displays it at the current cursor position, and advances the cursor; if at the end of a line, does carriage return but not line feed
- □ carries out control functions as shown in Table 5-13

#### Table 5-13

Pascal video control functions

Control-	Hex	Function	
E or e	\$05	Turns cursor on (enables cursor display)	
F or f	\$06	Turns cursor off (disables cursor display)	
Gorg	\$07	Sounds bell (beeps)	
H or h	\$08	Moves cursor left one column; if cursor was at beginning of line, moves it to end of previous line	
J or j	\$0A	Moves cursor down one row; scrolls if needed	
K or k	\$0B	Clears to end of screen	
L or l	\$0C	Clears screen; moves cursor to upper-left position on screen	
M or m	\$0D	Moves cursor to column 0	
N or n	\$0E	Displays subsequent characters in normal video; characters already on display are unaffected	
O or o	\$0F	Displays subsequent characters in inverse video; characters already on display are unaffected	
V or v	\$16	Scrolls screen up one line; clears bottom line	
W or w	\$17	Scrolls screen down one line; clears top line	
Y or y	\$19	Moves cursor to upper-left (home) position on screen	
Z or z	\$1A	Clears entire line that cursor is on	

# Table 5-13 (continued)Pascal video control functions


Control-	Hex	Function
l or \	\$1C	Moves cursor right one column; if at end of line, does Control-M
} or ]	\$1D	Clears to end of the line the cursor is on, including current cursor position; does not move cursor
^ or 6	\$1E	GOTOxy: Initiates a GOTOxy sequence; interprets the next two characters as $x+32$ and $y+32$ , respectively
_	\$1F	If not at top of screen, moves cursor up one line

When PWrite has completed this, it

- □ turns the cursor back on (if it was not intentionally turned off)
- puts a 0 in the X register (IOResult = GOOD) and returns to the calling program

#### **PStatus**

A program that calls PStatus must first put a request code in the accumulator: either a 0 (meaning "Ready for output?") or a 1 (meaning "Is there any input?"). PStatus returns with the reply in the carry bit: 0 (no) or 1 (yes). If the request was not 0 or 1, PStatus returns with a 3 in the X register (IOResult = ILLEGAL OPERATION); otherwise, PStatus returns with a 0 in the X register (IOResult = GOOD).



Block Device I/O A block-type device, or block device, executes I/O operations by grouping data into bundles, called *blocks*. A block may be made up of virtually any number of bytes, but in the Apple IIc a standard block is 512 bytes. The Apple IIc supports both built-in and external **block-type devices.** External block devices may be 5.25-inch Disk IIc drives, UniDisk 3.5-inch disk drives, a memory expansion card, and other similar devices. If you use a 5.25-inch Disk IIc as an external drive, you must install it as the last device in the daisy chain.

Original IIc The original Apple IIc does not support devices other than its internal 5.25-inch disk drive and an (optional) external 5.25-inch Disk IIc drive.

The external block device interface is provided by the Smartport firmware. The Smartport is described later in this chapter.

**UniDisk 3.5** The UniDisk 3.5 ROM contains an older version of the Smartport, the Protocol Converter. The description of the Smartport applies to the Protocol Converter, and vice versa.

## Disk drive I/O

Disk I/O firmware for the 5.25-inch drives resides in the \$C600 address space on the main side of the ROM. The built-in 5.25-inch drive is supported as if it were slot 6, drive 1, and the external 5.25-inch drive as if it were slot 6, drive 2.

Disk I/O firmware for the UniDisk 3.5 drive resides in the \$C500-\$C58D address space on the main side, and in the \$C880-\$CFFF address space on the auxiliary side of the ROM.

Table 6-1 summarizes the disk I/O port characteristics.

#### Table 6-1

Disk I/O port characteristics

Port number	I/O port 6 drive 1 (built-in 5.25-inch drive). I/O port 6 drive 2 (external 5.25-inch drive). I/O port 5 drive 1 (external 3.5-inch drive).
Commands	IN#6 or PR#6 CALL –151 (to get to the Monitor from BASIC), then 6 Control-K or 6 Control-P.
Initial characteristics	All resets except Control-Reset with a valid reset vector eventually pass control to the built-in disk drive.

The external disk drive connector is described under "Disk I/O" in Chapter 11. Table 6-1 (continued)Disk I/O port characteristics

Hardware location \$C0E0-EF	Reserved.
Monitor firmware routines	None.
I/O firmware entry points	\$C600 (port 6).
Use of screen holes	Port 6 main and auxiliary memory screen holes are reserved.

## Startup

The Apple IIc has two ways to start up—a cold start and a warm start. A cold start clears the machine's memory and tries to load an operating system from disk. A warm start halts the program that is running and leaves the machine in Applesoft with the contents of memory intact.

### Cold start

A cold start can be initiated by any of the following:

- $\Box$  turning the machine on
- □ pressing Open Apple-Control-Reset
- □ issuing a reboot command from the Monitor, BASIC, or a program
- □ pressing Control-Reset, if a valid reset vector does not exist

The startup routine first sets a number of soft switches to their initialization settings (see Chapter 2) and then passes control to the memory expansion card I/O entry point at \$C400. Because the contents of the memory expansion card's RAM are invalid in all cold-start situations, the Apple IIc cannot boot from card and control is returned to the startup routine.

Original IIc The original Apple IIc does not support the memory expansion card; the restart routine in the original IIc begins with the internal 5.25-inch drive.

When control is returned to the startup routine by the memory expansion card, it will attempt to boot the Apple IIc from the internal 5.25-inch drive. Control is passed to the 5.25-inch disk I/O entry point at \$C600. The code at this address turns on the internal drive motor, recalibrates the read/write head at track 0, then reads sector 0 from that track. The sector contents are loaded into main memory, starting at address \$0800. Once the contents of sector 0 have been loaded into main memory, control passes to \$0801. The program loaded depends on the operating system or application program on the disk in internal drive.

If for any reason the Apple IIc is unable to boot from the internal drive, control is returned to the startup routine. The startup routine then attempts to boot the Apple IIc from the external UniDisk 3.5 drive. Control is passed to the UniDisk 3.5 I/O entry point at \$C500, and the startup attempt proceeds in the same manner as that of the internal 5.25-inch drive.

Original IIc The original Apple IIc does not support the UniDisk 3.5 drive. However, it is possible to start the original Apple IIc from the external 5.25-inch drive. If you want to start your Apple IIc from the external 5.25-inch drive, you must use the ProDOS operating system. To start from the external drive, insert a ProDOS disk in the drive and

□ From the Monitor, type CALL -151 and press 7 Control-P.

 $\Box$  From BASIC, type PR#7.

To force a cold restart of the system:

□ From BASIC, issue a PR#6 command.

□ From the Monitor, issue 6 Control-P.

□ From a machine-language program, JMP \$C600.

Memory expansion To

Ansion To force a cold restart from a machine-language program in an Apple IIc that supports the memory expansion card, JMP \$C400 (the memory expansion card entry point).

UniDisk 3.5 The Apple IIc that supports the UniDisk 3.5 can force a cold restart that skips the internal 5.25-inch drive and passes control to the external drive port at \$C500 entry point. This allows the system to start up from the first *intelligent* drive connected to the external drive port. You can use the ProDOS or Pascal operating system if you want to start the system from an external drive, but DOS and versions of Pascal earlier than 1.3 will not work.

### Warm start

A warm start is initiated by pressing Control-Reset. The warm start routine checks \$F800-\$FFFF on the main side ROM for a valid reset vector. Provided a valid reset vector exists, control is turned over to the entry point specified by the vector. Generally, a warm start leaves you in BASIC with memory unchanged.

If there is no valid reset vector, a number of things may happen:

- □ The Apple IIc passes control to \$C600 on the main side ROM and the cold-start boot procedure begins.
- $\Box$  The Apple IIc beeps.
- □ The Apple IIc does nothing.

#### Memory expansion

In the Apple IIC that supports the memory expansion card, control is turned over to \$C400 on the main side ROM in the event there is no valid reset vector.

## Memory expansion card I/O

The memory expansion card provides up to 1Mb of RAM, in 256K steps, for storage of program and data files. In this sense, it is like a very fast disk drive. Programs can be loaded into the memory expansion card's RAM, but in order to be executed they must be moved, in whole or in part, to the Apple IIc's main memory.

The memory expansion card is a block-type device, so I/O operations involving the card use the operating system or Smartport I/O interface. The Smartport I/O interface is described later in this chapter.

More information on the memory expansion card can be found in the Apple IIc Memory Expansion Card Technical Reference.

## The Smartport I/O interface

Important

The rest of this chapter applies only to the UniDisk 3.5 and memory expansion versions of the Apple IIc. UniDisk 3.5 The Smartport and the Protocol Converter are essentially the same firmware interface with different names. All the specifications given in this manual for the Smartport interface apply to the Protocol Converter as well.

The rest of this chapter is about the Smartport, which is a set of assembly-language routines used to support external I/O devices, such as UniDisk 3.5. To ProDOS and Pascal 1.3, the Smartport appears to be a block device.

At the end of this chapter is an example of an assembly-language program that uses a Smartport call.

## Locating the Smartport

The Smartport code in the Apple IIc's firmware always begins at address \$C500. To ensure compatibility of your programs with the Apple IIe, however, your Smartport routines should always begin with a search for the Smartport. Your program can identify the Smartport by finding the following bytes:

\$Cn01=\$20 \$Cn03=\$00 \$Cn05=\$03 \$Cn07=\$00

where n can be an integer from 1 to 7. The Smartport entry point is then found at address Cn00 + (CnFF) + 3, where (CnFF) refers to the value of the byte located at CnFF. The sample program at the end of this chapter illustrates such a search.

Important The Smartport firmware is present even when the Memory Expansion Card is not. To check for the Memory Expansion Card, issue a STATUS call, code \$03, from the operating system or the Smartport. If the data returned indicates 0 bytes available, the card is not present.

## Issuing a call to the Smartport

Smartport calls are coded like ProDOS Machine Language Interface (MLI) calls: the program executes a JSR to a dispatch routine at address C500 + (C5FF) + 3, where (C5FF) refers to the value of the byte located at C5FF.

The Smartport call number and a two-byte pointer to the call's parameter list must immediately follow the call. Here is an example of a call to the Smartport:

Ι	W	Μ	C	A	L	L

JSR	DISPATCH	Calls PC command dispatcher
DFB	CmdNum	Specifies the command type
DW	CmdList	2-byte (low, high) pointer to parameter list
BCS	ERROR	Sets carry on an error

The command number (CmdNum) defines which Smartport call you want to make. Most Smartport calls include a two-byte pointer to a parameter list. The parameter list can contain information to be used by the call, or can provide space for information to be returned by the call. The length and content of the parameter list depend on the call being made. The format of each Smartport call's parameter list is described later in this chapter.

When the call has finished, the program resumes execution at the statement following the pointer to the parameter list. In the example above, the DFB and DW statements are skipped and execution resumes with the BCS statement. If the call is successful, the C flag (in the processor status register) is cleared (0), and the accumulator (the A register) is cleared to all 0's. If the call is unsuccessful, the C flag is set (1) and the error code is placed in the A register. After the Smartport call, the contents of the 65C02's registers are as follows:

Register			P	rocess	or stat	us			х	Y	A	PC	S
	N	v	1	В	D	I	z	с					
Successful call	x	x	1	u	0	u	x	0	x	x	0	JSR+3	u
Unsuccessful call	x	x	1	u	0	u	x	1	x	x	Error	JSR+3	u

x = undefined, except in cases where index information is returned in X and Y registers

u = unchanged

On **MLI** calls, see the *ProDOS* Technical Reference Manual, Chapter 4. Cautions

You must observe the following cautions when using the Smartport, or your program will crash:

- Leave space on the stack for the Smartport. The Smartport requires up to 35 bytes of stack space. Be sure to take this into account when calculating the stack space used by your program. If you don't do this, your program will fail if it tries to access data that *used* to be on the stack.
- Be sure that all RAM that you intend the Smartport to access is both read-enabled and write-enabled. The Smartport must be able to read from the RAM after writing to it, to obtain a checksum. Failure to observe this rule results in an error (BusErr \$06).
- Don't pass data to or from the Smartport through any zero page locations. Some of these locations are reserved for temporary storage of data by the Smartport, and your data will get changed.

## **Descriptions of the Smartport calls**

Calls to the Smartport are used

- to obtain status information about a device
- □ to reset a device
- to format the medium in a device
- □ to read from a device
- to write to a device
- □ to send control information to a device

The Smartport calls, in command-number sequence, are

**STATUS (\$00)** 

Returns status information about a particular device, including general status (character or block device, read or write protection, format allowed, device on line); the device control block (set with the CONTROL call); the device newline status (character devices only); and device-specific information (number of blocks, ID string, device name, device type, device firmware version).

### READ BLOCK (\$01)

Reads one 512-byte block from a disk device, and writes it to memory.

On reading and writing to RAM, see "Bank-Switched Memory" in Chapter 4.

WRITE BLOCK (\$02)	Writes one 512-byte block from memory to a disk device.
FORMAT (\$03)	Prepares all blocks on a block device for reading and writing.
CONTROL (\$04)	Controls some device functions, including soft resets, setting the device control block (which controls global aspects of the device's operating environment), setting newline status (character devices only), and device interrupts. Several CONTROL calls are device-specific.
INIT (\$05)	Resets all resident devices. A global reset is done automatically on startup or system resets from the keyboard; an application should never have to reset all devices.
OPEN (\$06)	Prepares a character device for reading or writing.
CLOSE (\$07)	Tells a character device that a sequence of reads or writes is over.
READ (\$08)	Reads a specified number of bytes from a specified device.
WRITE (\$09)	Writes a specified number of bytes from memory to a specified device.

The following sections describe each Smartport call, including the command number, the parameter list, and error codes. The calls are discussed in command-number order in this format:

Command name: The name used to identify the call.

**Command number:** A hexadecimal number that specifies which call is being made to the Smartport.

Parameter list: A list of required call parameters.

General description: What the call does and what you use it for.

**Parameter descriptions:** A description of each parameter and the data it refers to. When a parameter refers to a status or control code, the meaning of each code number is discussed.

**Possible errors:** A list of the error codes that can be returned by this call. A complete list of Smartport error codes is included at the end of this chapter.

### STATUS

list

Command number Parameter \$00

er \$03 (parameter count) Unit number Status list pointer (low byte, high byte) Status code

The STATUS call returns status information about a specified device. The type of information returned is determined by the device and its status-code parameter. The status list pointer defines where the status information is returned to.

STATUS returns the number of bytes of status information that it generates in the X and Y registers, the low byte of this number in the X register, and the high byte in the Y register.

#### Parameter descriptions

 Parameter

 count

 1-byte value
 Three for this call.

 Unit number

 1-byte value
 The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the chain.

**Important** You can get the status of the Smartport itself if you use a unit number of \$00 and a status code of \$00 in a STATUS call (see the discussion beginning "Status code = \$00," below).

### Status list pointer 2-byte value

Points to the buffer to which the status is to be returned. The length required for the buffer varies depending on the status request being made.

#### Status code 1-byte value

Indicates what kind of status request is being made. Status codes are in the range \$00-\$FF, as follows:

Code	Status returned
\$00	Return device status
\$01	Return device control block (DCB) (not
	supported by UniDisk 3.5)
\$02	Return newline status (character devices
	only) (not supported by UniDisk 3.5)
\$03	Return device information block (DIB)
\$05	Return UniDisk 3.5 status

Status code = \$00 returns a device status consisting of four bytes. The first is the general status byte, with the following format:

### Bit Description

3

- 7 0 = character device, 1 = block device
- 6 1 = write allowed
- 5 1 = read allowed
- 4 1 = device on line or disk in drive
  - 0 =format allowed
- 2 0 = medium write protected (block devices only)
- 1 1 = device currently interrupting
- 0 1 = device currently open (character devices only)

If the STATUS call is for a block device, the next three bytes (low byte first) are the size in 512-byte blocks. The maximum size is 16 million (\$FFFFF) blocks (about 8 gigabytes). If the call is for a character device, these three bytes must be set to 0.

129

A STATUS call with status code = \$00 and unit number = \$00 returns the status of the Smartport itself. In this case, the status list consists of 8 bytes, as follows:

STAT_LIST	DFB DFB	Number_Devices Interrupt_Status	Devices hooked to PC Bit 6 clear = interrupt sent
	DFB		Reserved

The Number\_Devices byte returns the total number of intelligent devices attached to the Smartport. The Interrupt\_Status byte is a copy of the asynchronous communications interface adapter (ACIA) status register at the time of the interrupt, and is used to indicate that a device requires interrupt servicing. If the sixth bit of this byte equals 0, one or more devices in the Smartport bus daisy chain must be serviced; your interrupt handler must poll each device on the chain to determine which ones.

About interrupts: Devices that require interrupt servicing must use the EXTINT line on the Apple IIc's external disk port connector to be supported by the Smartport.

For example, UniDisk 3.5 does not support this line, and so cannot generate interrupts to the Smartport. See the description of the CONTROL command for instructions on enabling Smartport interrupts. See Appendix E for more information about programming with interrupts.

Status code = \$01 returns the device control block (DCB). The DCB is used to control various operating characteristics of a device and is device dependent. Each device has a default DCB, which can be altered with a CONTROL call. The first byte (the count byte) gives the number of bytes in the control block (*not* including the count byte), so the length never exceeds 256 bytes (257 including the count byte). Note that UniDisk 3.5 has no DCB and returns an error (BadCtl \$21) in response to this call.

Status code = \$02 returns newline status. Newline status applies only to character devices. A status code = \$02 passed to a block device returns a BadCtl (\$21) error.

On newline read mode, see Chapter 4 in the *ProDOS* Technical Reference Manual. Status code = \$03 returns the device information block (DIB). The device's information block identifies the device, its type, and various other attributes. The returned status list has the following form:

STAT_LIST	DFB	Device_Statbyte1	Same as byte 1 in status code = 0
	DFB	Device_Size_Lo	Number of blocks
	DFB	Device_Size_Med	(block device) Number of blocks
			(middle byte)
	DFB	Device_Size_Hi	Number of blocks (high
			byte)
	DFB	ID_String_Length	Length in bytes (16 max.)
	ASC	<pre>'<device name="">'</device></pre>	7-bit ASCII, uppercase,
		18	padded with spaces, 8th
			bit always=0 (16 bytes)
	DFB	Device Type Code	, , , , ,
	DFB	Device_Subtype_Code	
	DW	Version	Device firmware version
			number

Status code = \$05 returns the UniDisk 3.5 status. This call allows a diagnostic program to get more detailed information about the cause of a read or write error, and to examine the contents of the 65C02's registers after a CONTROL call with control code = \$05. The returned status list has this form:

STAT_LIST	DFB	\$00	
	DFB	Error	Soft Error byte (see below)
	DFB	Retries	Number of retries (see below)
	DFB	\$00	
	DFB	A_Value	Acc value after a CONTROL EXECUTE
			call
	DFB	X_Value	X value after EXECUTE
	DFB	Y_Value	Y value after EXECUTE
	DFB	P_Value	Processor status value after EXECUTE

The Error byte returned by a STATUS call with status code = \$05 contains the following bits:

- Bit Description
- 70
- 6 0
- 5 1 = address field mark or checksum error
- 4 1 = data field checksum error
  - 1 = data field bitslip mark mismatch
- 2 1 = seek error; unexpected track value found in address field
- 1 0

3

0 0

The Retries byte returned by a STATUS call with status code = \$05 specifies the number of address fields that had to be passed before the operation was completed. This information could be used, for example, to determine the number of passes necessary to read a data field correctly. If Retries is found to be greater than the number of sectors on the target track, then more than one pass was required.

The last four bytes of the status list are set only after a CONTROL call with control code = \$05, and are 0 after any other call (STATUS calls do not clear the status bytes).

#### Possible errors

The following errors can be returned by the STATUS call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$21	BadCtl	Invalid status code
\$30-\$3F		Device-specific errors

### READ BLOCK

Command number	\$01	
Parameter	\$03 (parameter count)	
list	\$03 (parameter count)	
	Unit number	
	Data buffer (low byte, high byte)	
	Block number (low byte, mid byte, high byte)	

The READ BLOCK call reads one 512-byte block into memory from the block device specified by the unit-number parameter. The block of data is placed in a buffer starting at the address specified by the data-buffer parameter.

#### Parameter descriptions

### Parameter

count

1-byte value

Three for this call.

Unit number 1-byte value

The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Smartport.

## Data buffer

2-byte value

Points to the buffer into which the data are read. The buffer must be 512 or more bytes in length.

Block number 3-byte value

The logical address of a block of data to be read. There is no general connection between block numbers and the layout of tracks and sectors on the disk. The translation from logical to physical blocks is performed by the device. (The most significant byte is 0 for all devices currently in use.)

### Possible errors

The following errors can be returned by the READ BLOCK call:

\$01	BadCmd	An unimplemented command was issued	ed
\$04	BadPCnt	Bad call parameter count	
\$06	BusErr	Communications error	
\$27	IOError	I/O error	
\$28	NoDrive	No device connected	
\$2D	BadBlock	Invalid block number	
\$2F	OffLine	Device off-line or no disk in drive	

## WRITE BLOCK

Command number	\$02
Parameter	\$03 (parameter count)
list	Unit number
	Data buffer (low byte, high byte)
	Block number (low byte, mid byte, high byte)

The WRITE BLOCK call writes one 512-byte block from memory to the disk device specified by the unit-number parameter. The block in memory starts at the address specified by the data-buffer parameter.

Three for this call.

#### Parameter descriptions

#### Parameter

count

1-byte value

Unit number 1-byte value

The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Smartport.

Data buffer 2-byte value

Block number 3-byte value Points to the buffer from which the data are to be written.

The logical address of a block of data to be written. There is no general connection between block numbers and the layout of tracks and sectors on the disk. The translation from logical to physical blocks is performed by the device. (The most significant byte is 0 for all devices currently in use.)

#### Possible errors

The following errors can be returned by the WRITE BLOCK call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$27	IOError	I/O error
\$28	NoDrive	No device connected
\$2B	NoWrite	Disk write protected
\$2D	BadBlock	Invalid block number
\$2F	OffLine	Device off-line or no disk in drive

### FORMAT

Command	\$03
number	
Parameter	\$01 (parameter count)
list	Unit number

The FORMAT call prepares all blocks on the recording medium of a block device for reading and writing. The formatting done by this call is specific to each device and is not linked to any operating system; for example, bitmaps and catalogs are not written by this call.

### Parameter descriptions

Parameter count 1-byte value

One for this call.

Unit number 1-byte value

The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Smartport.

### Possible errors

The following errors can be returned by the FORMAT call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$27	IOError	I/O error
\$28	NoDrive	No device connected
\$2B	NoWrite	Disk write protected
\$2F	OffLine	Device off-line or no disk in drive

### CONTROL

Command number	\$04
Parameter	\$03 (parameter count)
list	Unit number
	Control list (low byte, high byte)
	Control code

The CONTROL call sends control information to the device. The information can be of a general nature (such as resets or interrupts), or device-specific (such as Download to UniDisk 3.5 RAM).

Important A CONTROL call to unit number \$00 sends control information to the Smartport itself. See the discussions of control code = \$00 and control code = \$01, below.

### Parameter descriptions

Parameter count 1-byte value	Three for this call.
Unit number	
1-byte value	The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Smartport. Use a unit number of \$00 in the CONTROL call to send control information to the Smartport itself.
CONTRACTOR INCOME INCOME	

Control list 2-byte value

Points to the buffer containing the control information. The first two bytes (the count bytes, low byte first) of the control list specify the number of bytes in the list (not including the count bytes); the remainder of the list contains the control information passed to the device.

Every CONTROL call must have a control list; if no control Important information is being passed, then the control list consists of the count bytes only:

CTRL LIST DW \$00

Control code	The number of the control request being made.
1-byte value	Control codes are in the range \$00-\$FF. The
	following requests are not device specific:

Code	Control function
\$00	Reset the device
\$01	Set device control block (DCB)
\$02	Set newline status (character devices only)
\$03	Service device interrupt

Control requests to unit number \$00 are sent to the Smartport itself:

Code	Control function
\$00	Enable interrupts from Smartport
\$01	Disable interrupts from Smartport

Specific devices may respond to some or all of these additional control requests:

Code	Control function	
\$04	Eject disk	

- Eject disk
- \$05 Run a 65C02 subroutine
- \$06 Set download address
- \$07 Download to device RAM

Control code = \$00 performs a warm reset of the device and generally returns "housekeeping" values to some reset value. The control list for this call is device dependent.

The control list for this call for UniDisk 3.5 devices is

CTRL\_LIST DW \$00 No parameters are passed.

A CONTROL call with control code = \$00 and unit number = \$00 enables interrupts from the Smartport. This informs the firmware that external interrupts are possible, and directs it to call the user's interrupt handler if an interrupt occurs. It also turns on the ACIA for port 1.

When the user's interrupt handler identifies an external interrupt, you can determine if it came from the Smartport by making a STATUS call with unit number = \$00 and control code = \$00. See Appendix E for more information on handling interrupts.

Control code = \$01 alters the contents of the device control block (DCB). The DCB is used to set global aspects of a device's operating environment. Each device has a default setting for the DCB, set on initialization. Because the length of the DCB is device dependent, you should first read in the DCB with the STATUS call, then alter the bits of interest, and finally, use the same byte string as the control block for the CONTROL call. The first byte (the count byte) of the DCB gives the number of bytes in the control block (*not* including the count byte), so the length never exceeds 257 bytes, including the count byte.

Note that because UniDisk 3.5 has no DCB, a Set DCB CONTROL call to UniDisk 3.5 returns an error (BadCtl \$21).

A CONTROL call with control code = 01 and unit number = 00 disables interrupts from the Smartport. This call turns off the ACIA for port 1 and sets the least significant bit of the ACIA control register to 0.

Control code = \$02 sets a character device to newline enabled or newline disabled.

Control code = \$03 sends a device service interrupt. This code is to be used as needed for interrupt-driven devices.

Control code = \$04 ejects a disk. This code is to be used for devices that support an auto-eject feature. This code causes UniDisk 3.5 to auto-eject a disk. There are no parameters in the control list, and no errors are returned if the disk ejected correctly or there was no disk in the drive. Error code \$27 (IOError) is returned if the eject failed—that is, if a disk is still in the drive. The control list for UniDisk 3.5 is

CTRL LIST DW \$00 No parameters are passed.

Warning

Control codes \$05 and higher are reserved; use of some of these codes can cause your system to crash.

#### Possible errors

The following errors can be returned by the CONTROL call:

\$01	BadCmd	An unimplemented command was
		issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$21	BadCtl	Invalid control code
\$22	BadCtlParm	Invalid parameter list
\$30 <b>-</b> \$3F		Device-specific errors

### INIT

Command	\$05
number	
Parameter	\$01 (parameter count)

list \$00 (unit number)

The INIT call resets all intelligent devices attached to the Smartport. The Smartport goes through an initialization sequence, coldresetting all devices and sending each its unit number. This call is made automatically on startup; an application should never have to make this call.

### Parameter descriptions

Parameter count 1-byte value	One for this call.
<b>Unit number</b> 1-byte value	The unit number used in this call is always \$00.

### **Possible errors**

The following errors can be returned by the INIT call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$28	NoDrive	No device connected

### OPEN

Command	\$06
number	
Parameter	\$01 (parameter count)
list	Unit number

The OPEN call prepares a character device for reading or writing.

Note that since UniDisk 3.5 is a block device, it does not accept this call. An attempt to use an OPEN call with UniDisk 3.5 will result in an error (BadCmd \$01).

### Parameter descriptions

Parameter	
count	
1-byte value	0

One for this call.

Unit number 1-byte value

The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Smartport.

### **Possible errors**

The following errors can be returned by the OPEN call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$28	NoDrive	No device connected
\$2F	OffLine	Device off-line or no disk in drive

## CLOSE

Command	\$07
number	
Parameter	\$01 (parameter count)
list	Unit number

The CLOSE call tells a character device that a sequence of reads or writes is over.

Note that since UniDisk 3.5 is a block device, it does not accept this call. An attempt to use a CLOSE call with UniDisk 3.5 will result in an error (BadCmd \$01).

### Parameter descriptions

### Parameter

count

1-byte value

One for this call.

Unit number 1-byte value

The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Smartport.

### **Possible errors**

The following errors can be returned by the CLOSE call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$28	NoDrive	No device connected
\$2F	OffLine	Device off-line or no disk in drive

### READ

Command number	\$08
Parameter	\$04 (parameter count)
list	Unit number
	Buffer pointer (low byte, high byte)
	Byte count (low byte, high byte)
	Address pointer (low byte, mid byte, high byte)

The READ call reads into memory the number of bytes specified by the byte-count parameter. The bytes are placed in a buffer starting at the address specified by the buffer-pointer parameter.

### **Parameter descriptions**

Parameter count 1-byte value	Four for this call.
<b>Unit number</b> 1-byte value	The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Smartport.
Buffer pointer 2-byte point	Points to the buffer into which the data is read. The buffer must be large enough to contain the

parameter.

number of bytes requested by the byte-count

### Byte count

2-byte value

Specifies the number of bytes to be transferred.

Address pointer 3-byte value

Specifies the address to start reading from. The meaning of this parameter depends on the device being read.

### **Possible errors**

The following errors can be returned by the READ call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$27	IOError	I/O error
\$28	NoDrive	No device connected
\$2D	BadBlock	Invalid block number
\$2F	OffLine	Device off-line or no disk in drive

### WRITE

Command number	\$09
Parameter	\$04 (parameter count)
list	Unit number
	Buffer pointer (low byte, high byte)
	Byte count (low byte, high byte)
	Address pointer (low byte, mid byte, high
	byte)

The WRITE call writes from memory the number of bytes specified by the byte-count parameter to the specified unit. The bytes in memory start at the address indicated by the buffer-pointer parameter. The meaning of the address pointer depends on the type of device (see parameter descriptions).

### Parameter descriptions

Parameter count 1-byte value

Four for this call.

Unit number 1-byte value

The Smartport assigns each device a unique number during initialization (on startup and cold reset). The numbers are in the range \$01-\$7E and are assigned according to the devices' positions in the daisy chain. A unit number of \$00 in the STATUS call returns the number of devices connected to the Protocol Converter.

Points to the buffer from which the data is to be written.

Specifies the number of bytes to be transferred.

Byte count

**Buffer** pointer

2-byte value

2-byte value

Address

pointer 3-byte value

Specifies the address to start writing from. The meaning of this parameter depends on the device being written to.

### Possible errors

The following errors can be returned by the WRITE call:

\$01	BadCmd	An unimplemented command was issued
\$04	BadPCnt	Bad call parameter count
\$06	BusErr	Communications error
\$27	IOError	I/O error
\$28	NoDrive	No device connected
\$2D	BadBlock	Invalid block number
\$2F	OffLine	Device off-line or no disk in drive

## An example: issuing a Smartport call

Here is an example of a program that issues a STATUS call to the Smartport to obtain information about a device.

The code for the Smartport in the version of the Apple IIc that supports UniDisk 3.5 always begins at address \$C500; however, to ensure compatibility with the Apple IIe, your programs should always do a search for the Smartport, as in this example.

0000:	1	*			
0000:	2	*			
0000:	3	*			
0000:	4	* This ex	kample	shows how	w to find
0000:	5				e. A search
0000:	6	* is made	e for a	PC, and	when one is
0000:	7	* found,	a vect	or is set	t up which
0000:	8	* points	to the	PC entry	y. Then a
0000:	9	* Device	Inform	nation Blo	ock STATUS call
0000:	10	* is made	and,	if succes	ssful, the name
0000:	11	* string	embedd	led in the	e DIB is output
0000:	12	* to the	screen	. Only th	he first device
0000:	13	* in the	chain	is access	sed.
0000:	14	*			
0000:	15	*			
0000:	16		MSB	ON	
0000:	17	*			
0000:	18	*			
0000:	0006 19	ZPTempL	equ	\$0006	;Temporary zero
0000:	20	*			page storage
0000:	0007 21	ZPTempH	equ	\$0007	
0000:	22	*			
0000: 1	FDED 23	COut	equ	\$FDED	;Console output
0000: 1	FD8E 24	CROut	equ	\$FD8E	;Carriage return
0000:	25	*			
0000:	0000 26	StatusCmd	equ	0	
0000:	27	*		7	
0000:	28	*			
0300:	0300 29		org	\$300	
0300:	30				
0300:		* Find a S	Smartpo	ort in one	e of the
0300:	32	* slots.			
0300:	33	*			
0300:20 43 03	3 34		jsr	FindPC	
0303:B0 1C	0321 35		bcs	Error	
0305:	36	*			
0305:	37	* Now make	e the D	IB call t	to the first guy
0305:	38	*			
				S	

0000.

0305:20 67 03 39 jsr Dispatch 0308:00 40 dfb StatusCmd 0309:6A 03 dw DParms 41 030B:B0 14 0321 42 bcs Error 030D: 43 \* 030D: 44 \* Got the DIB; now print the name string 030D: 45 \* 030D:A2 00 46 ldx #0 030F 47 morechars equ \* 030F: 030F:BD 74 03 48 lda DIBName, x ;COut wants high 0312:09 80 49 ora #\$80 Bit set 0314 50 \* 52 0314: 51 \* 0314:20 ED FD jsr COut 0317:E8 53 inx 0318:EC 73 03 54 срх DIBNameLen morechars 031B:90 F2 030F 55 blt 031D: 56 \* 031D:20 8E FD 57 jsr CROut ;Finish it off 0320: 58 \* with a return 0320: 59 \* 0320:60 60 rts 61 \* 0321: 0321: 62 \* 0321: 0321 63 Error equ 0321: 64 \* 0321: 65 \* There's either no PC around, or there 0321: 66 \* was no Unit #1... give message 0321: 67 \* #0 0321:A2 00 68 ldx 0323: 0323 69 err1 \* equ 0323:BD 2F 03 70 lda Message, x 0326:F0 06 032E 71 beq errout 0328:20 ED FD 72 COut jsr 032B:E8 73 inx 032C:D0 F5 0323 74 bne err1 032E: 75 \* 032E: 032E 76 errout equ \* 032E:60 77 rts 032F: 78 \* 032F:CE CF A0 DO 'NO PC OR NO DEVICE' 79 Message asc 0341:8D 00 80 dfb \$8D,0 0343: 81 \* 82 \* 0343: 0343: 0343 83 FindPC equ 0343: 84 \* 0343: 85 \* Search slot 7 to slot 1 looking for 0343: 86 \* signature bytes 0343: 87 \* 0343:A2 07 88 ldx #7 ;Do for seven 0345: 89 \* slots

0345:A9 C7 90 lda #\$C7 0347:85 07 91 sta ZPTempH 0349:A9 00 92 lda #\$00 034B:85 06 93 sta ZPTempL 034D: 94 \* 034D: 034D 95 newslot equ \* 034D:A0 07 96 #7 ldy 034F: 97 \* 034F: 034F \* 98 again equ 034F:B1 06 99 lda (ZPTempL), y 0351:D9 70 03 100 sigtab, y ;One of four cmp 0354: 101 \* byte signature 0354:F0 07 035D 102 ;Found one beq maybe 103 \* 0356: signature byte 0356:C6 07 104 dec ZPTempH 0358:CA 105 dex 0359:D0 F2 034D 106 bne newslot 035B: 107 \* 035B: 108 \* If we get here, it's because we couldn't 035B: find a Smartport. 109 \* 035B: 110 \* Exit with the carry set. 035B: 111 \* 035B:38 112 sec 035C:60 113 rts 035D: 114 \* 035D: 115 \* If we get here, it means that one or 035D: 116 \* more of the signature bytes 035D: 117 \* for this card are what we're looking 035D: 118 \* for. Decrement the byte 035D: 119 \* counter and branch back to verify any 035D: 120 \* remaining bytes. 035D: 121 \* 035D: 035D 122 maybe equ 035D:88 123 dey 035E:88 124 dey ; If N=1 then 035F: 125 \* all sig bytes okay 035F:10 EE 034F 126 bpl again 0361: 127 \* 0361: 128 \* Found a Smartport interface. 0361: 129 \* Set up the call address. 0361: 130 \* We already have the high byte (\$CN); 0361: 131 \* we just need the low byte. 0361: 132 \* 0361: 0361 133 foundPC \* equ 0361:A9 FF 134 #\$FF lda 0363:85 06 135 sta ZPTempL 0365:A0 00 136 ldy #0 :For 0367: 137 \* indirect load 0367:B1 06 138 lda (ZPTempL), y ;Get the 0369: 139 \* byte

An example: issuing a Smartport call

147

0369: 140 \* 0369: 141 \* Now the Acc has the low order ProDOS 0369: 142 \* entry point. The PC entry is three locations past this ... 0369: 143 \* 0369: 144 \* 0369:18 145 clc adc 036A:69 03 146 #3 036C:85 06 147 sta ZPTempL 036E: 148 \* 036E: 149 \* Now ZPTempL has the PC entry point. 036E: 150 \* Return with carry clear. 036E: 151 \* 036E:18 152 clc 036F:60 153 rts 0370: 154 \* 0370: 155 \* 0370: 156 \* These are the PC signature bytes in 157 \* their relative order. 0370: 0370: 158 \* The \$FF bytes are filler bytes and 0370: 159 \* are not compared. 160 \* 0370: 161 sigtab dfb 0370:FF 20 FF 00 \$FF, \$20, \$FF, \$00 0374:FF 03 FF 00 dfb \$FF, \$03, \$FF, \$00 162 0378: 163 \* 0378: 164 \* 0378: 0378 165 Dispatch equ \* 0378:6C 06 00 166 jmp (ZPTempL) ;Simulate 037B: 167 \* an indirect JSR to PC 037B: 168 \* 037B: 169 \* 037B 170 DParms \* 037B: equ 037B:03 171 DPParmCt dfb 3 ;Status 172 \* 037C: calls have three parameters 037C:01 173 DPUnit dfb 1 037D:80 03 174 DPBuffer dw DIB 037F:03 175 DPStatCode dfb 3 0380: 176 \* 0380: 177 \* 0380: 0380 178 DIB equ 0380:00 179 DIBStatByte1 dfb 0 0381:00 00 00 180 DIBDevSize dfb 0,0,0 0384:00 181 DIBNameLen dfb 0 0385: 0010 182 DIBName ds 16,0 0395:00 183 DIBType dfb 0 0396:00 184 DIBSubType dfb 0 0397:00 00 185 DIBVersion dw 0 0399: 186 \* 0399: 187 \*

## Summary of commands and parameters

The following is a summary of Smartport calls. In each case, byte 0 of the command parameter list (CmdLst) specifies the number of parameters in the command list (not including byte 0). Parameters that require more than one byte (the status list pointer, for example) are entered low byte first. The meaning of the address-pointer parameter is device specific. See the sections on the individual calls in this chapter for a discussion of each parameter.

Command	STATUS	READBLOCK	WRITEBLOCK	FORMAT	CONTROL
CmdNum	\$00	\$01	\$02	\$03	\$04
<b>CmdList Byte</b> 0 1 2 3	\$03 Unit Num Stat List Ptr	\$03 Unit Num Buffer Ptr	\$03 Unit Num Buffer Ptr	\$01 Unit Num	\$03 Unit Num Ctl List Ptr
4 5 6	Stat Code	Block Num	Block Num		Ctl Code

Command	INIT	OPEN	CLOSE	READ	WRITE
CmdNum	\$05	\$06	\$07	\$08	\$09
CmdList Byte	3				2
0	\$01	\$01	\$01	\$04	\$04
1	\$00	Unit Num	Unit Num	Unit Num	Unit Num
2			×	Buffer Ptr	Buffer Ptr
3			1		
4	а. "	1		Byte Count	Byte Count
5	4		a		
6	8	· · · · ·			
7	20	- 10 - 10	8	Address Ptr	Address Ptr
8					2010/00/00/00/00/00/00/00/00/00/00/00/00/

Unused bytes

Figure 6-1 Summary of Smartport calls


## Summary of error codes

The following is a summary of Smartport call error codes, including a brief description of the possible causes for each. If there is no error, the C flag (in the processor status register of the 65C02 microprocessor) is cleared (0) and the accumulator (the A register) contains 0s. If the call was unsuccessful, the C flag is set (1) and the A register contains the error code.

\$00		No error.
\$01	BadCmd	A nonexistent command was issued. Check the command number in the Smartport call.
\$04	BadPCnt	Bad call parameter count. The call parameter list was not properly constructed. Make sure the parameter list has the correct number of parameters.
\$06	BusErr	A communications error between the device controller and the host. Make sure that RAM is both read-enabled and write-enabled. Check the hardware (cables and connectors) between the device and the host. Check for noise sources. Make sure the cable is properly shielded.
\$11	BadUnit	Unit number \$00 was used in a call other than STATUS, CONTROL, or INIT.
\$21	BadCtl	The control or status code is not supported by the device.
\$22	BadCtlPa	The control parameter list contains invalid information. Make sure each value is within the range allowed for that parameter.

\$27	IOError	The device encountered an I/O error when trying to read or write to the recording medium. Make sure that the medium in the device is formatted and not defective and that the device is operating correctly.
\$28	NoDrive	The device is not connected. This can occur if the device is not connected but its controller is, or if there is no device with the unit number specified.
\$2B	NoWrite	The medium in the device is write protected.
\$2D	BadBlock	The block number is outside the range allowed for the medium in the device. Note that this range depends on the type of device and the type of medium in the device (single-sided versus double-sided disk, for example).
\$2F	OffLine	Device off-line or no disk in drive. Check the cables and connections. Make sure that the medium is present in the drive and that the drive is functioning correctly.
\$30–\$3F	DevSpec	Errors that differ from device to device. See the technical manual for the device in question for details. \$40-\$4F. Reserved for future expansion.
\$50–\$7F	NonFatal	A device-specific soft error. The operation completed successfully, but some exception condition was detected. See the technical manual for the device in question for details.

e



Serial I/O Port 1 Serial port 1 is one of two serial I/O ports available on the Apple IIc. It is intended primarily as an output port for RS-232 devices, such as printers and plotters. It can be changed to a serial communication port (like port 2) by using the *System Utilities* disk or from a program.

Warning Although the Apple IIc serial ports are similar to the Apple IIe Super Serial Card, there are important differences. Refer to Appendix F for a summary of these differences.

Table 7-1 summarizes the characteristics of this port if used as a printer/plotter port, and is a guide to the other information in this chapter. If you change port 1 to a communication port, refer to the descriptions in Chapter 8, and use 1 instead of 2 for the port number when required.

The serial port back panel connectors are described in Chapter 11.

#### Table 7-1

Serial port 1 characteristics

Port number	Serial port 1.
Commands	Keyboard command: PR#1. BASIC command: PR#1. Monitor command: 1 Control-P (does not work if there is an operating system in RAM). All other commands: See Table 7-2.
Initial characteristics	See "Characteristics of Port 1 at Startup."
Hardware page locations	See Table 7-3.
Monitor firmware routines	None.
I/O firmware entry points	See Table 7-4.
Use of screen holes	See Table 7-5.
Use of other pages	None.

# Using serial port 1

You can access the firmware from BASIC in the usual way—that is, by issuing Control-D (if DOS or ProDOS is in RAM) and PR#1. Subsequent output is directed to the printer (or other device) connected to serial port 1.

To direct Pascal output to the printer, you can use either #6: or PRINTER:.

Your programs can also access the port by changing the value of CSW (see Chapter 3).

Table 7-2 lists the commands you can use with serial port 1, either from a program or from the keyboard, after you issue PR#1.

#### UniDisk 3.5

Commands followed by an asterisk in Table 7-2 (with the exception of L) are available only on the version of the Apple IIc that supports UniDisk 3.5. These commands can be toggled by following them directly with E (enable) or D (disable).

Each command must be preceded by Control-I (the command character). As soon as you issue the command character, the serial port firmware displays a flashing question mark cursor to indicate it is awaiting a command. You do not have to press Return after commands that you have entered from the keyboard, or send the return character from your program if it is sending commands to the port. You can type more than one command on a line, but each must be preceded by the command character.

#### Table 7-2

Printer port commands

2

3

4

5

Command	Desc	Description						
nnn	Sets new line width of nnn (from 1 through 255). This command must be followed by N (see below) or by a carriage return.							
nnB	Sets	baud rate to v	value corresp	ponding	to nn:			
	nn	Rate	nn	Rate	nn	Rate		
	1	50	6	300	11	3600		

75 7 600 12 4800 110 (109.92) 8 1200 13 7200 9 14 9600 135 (134.58) 1800 150 10 2400 15 1920

Refer to Table 7-4 for the standard firmware entry points that Pascal 1.1 and 1.2 use.

155

# Table 7-2 (continued)Printer port commands

Command	Des	Description When enabled, this command causes a carriage return character to be sent automatically whenever the column count exceeds the printer line width. The command is normally enabled.						
C*	retu the							
nD	Sets	s data for	mat to v	alues	correspon	nding to n:		
	n	Data bits	Stop bits	n	Data bits	Stop bits		
	0	8	1	4	8	2		
	1	7	1	5	7	2		
	2	6	1	6	6	2		
	3	5	1	7	5	2		
F*	acco seri befo key you tran	epts data al port. Y ore receiv strokes fr ir program isfer is co	from the You can u ving or se om disru n reenab omplete.	keybo se this ending pting les the This o	bard as w s to disab g data to the data f e keyboar	ur Apple IId ell as from t le the keyb prevent acc low. Be sur d when the l is available ed.	the oard cidenta e that data	
Ι	Ech	ioes print	ter outpu	t on t	he screer	<b>1</b> .		
К	Dis	Disables automatic line feed after carriage return.						
L*	this	Generates line feed after carriage return. Normally, this command is enabled. Disabling it has the same effect as the K command.						
M*	feed	d charact		asked	(remove	incoming l d from the enabled.		

# Table 7-2 (continued)Printer port commands

Command	Description				
nnnN	Changes line width to nnn (from 1 through 255; nnn is optional); does not echo printer output on the screen. <i>Note:</i> 0N does not disable automatic generation of carriage return; to do so, use Z command, put 0 directly in location \$0579, or use the <i>System Utilities</i> disk.				
nP	Sets parity corresponding to n:				
	n Parity n Parity				
	0None4None1Odd5MARK (1)2None6None3Even7SPACE (0)				
R	Resets port 1 and exits from serial port 1 firmware.				
S	Sends a 233-millisecond BREAK character (used with some printers to synchronize with serial ports).				
X*	When enabled, this command turns on the XON/XOFF protocol: the Apple IIc looks for the XOFF (\$13) character and responds by halting transmission until an XON (\$11) is received. Normally this command is disabled.				
Z	Zaps (ignores) further command characters until Control-Reset or PR#1. Does not format output or insert carriage returns into output stream.				
characters.	mmands themselves are letter commands, not control				

• Command (with the exception of L) is available only on the version of the Apple IIc that supports UniDisk 3.5. Command can be toggled: If you follow the command with E (with no intervening space), the command is enabled. If you follow the command with D (with no intervening space), command is disabled. The L command is available on the earlier Apple IIc, but cannot be toggled there. The serial port 1 command character is set as Control-I when the Apple IIc is turned on. You can change it to a different control character by sending the current control character followed immediately by the new control character you want. This is useful if you want to be able to send Control-I to the printer without firmware intervention. For example, to change the command character from Control-I to Control-V, send Control-I Control-V either from the keyboard or from a program. (Control-V and Control-W are the recommended substitute control characters.) To change the command character back again, send Control-V Control-I. Don't slip any spaces between the control characters that you send.

Warning

Do not use Control-A, -B, -C, -H, -J, -L, -M, or -Y: Apple lic firmware may intercept these control characters, causing unpredictable results.

The following are examples of valid commands and command sequences. These examples all show commands being entered from the keyboard, but your programs can send the characters just as well. Remember to issue a PR#1 before starting to send commands to serial port 1.

To echo output to the display screen:

Control-I I

To set line width 72, disable line feed, and echo:

Control-I K Control-I 7 2 N

To change control character to Control-V:

Control-I Control-V Return

To set up the serial port to allow sending Control-I as part of a character stream:

Control-V (command) Return

# Characteristics of port 1 at startup

After power-up, the printer firmware sets the following configuration:

□ 9600 baud

- □ eight data bits, no parity bits, two stop bits
- □ 80-column line width; no echo to display screen
- firmware supplies line feed after carriage return
- □ command character is set to Control-I (see below)

These values are stored in the auxiliary memory screen holes (Table 7-5). You can change some of these settings from the keyboard by typing PR#1, the command character, and one of the commands listed in Table 7-2. How port characteristics change as a result of various activities is described under "Changing Port 1 Characteristics" later in this chapter.

#### ACIA stands for asynchronous communication interface adapter, a serial I/O chip. Note in Chapter 11 that some of the bit assignments for this port differ from those for port 2.

# Hardware page locations for port 1

Table 7-3 lists for serial port 1 the addresses and bit assignments of its hardware registers on page \$C0. The registers are internal to a 6551 ACIA; their bit assignments are described in Chapter 11.

Warning

This table is for your information only. To avoid having problems with the system, you should **never** try to directly access the hardware. Instead, use the Apple IIc's built-in firmware in your programs.

#### Table 7-3

Port 1 hardware page locations

Location	Description		
\$C090-\$C097	Reserved		
\$C098	ACIA transmit/receive data register		
\$C099	ACIA status register		
\$C09A	ACIA command register		
\$C09B	ACIA control register		
\$C09C-\$C09F	Reserved		

# I/O firmware support for port 1

Table 7-4 lists the locations and values of the I/O firmware protocol table. This standardized protocol is available for use by any application program. Chapter 3 describes how to use this protocol.

#### Table 7-4

Port 1 I/O firmware protocol

Address	Value	Description
\$C105	\$38	Pascal ID byte.
\$C107	\$18	Pascal ID byte.
\$C10B	\$01	Generic signature byte of firmware cards.
\$C10C	\$31	Same ID as for Super Serial Card.
\$C10D	\$ii	\$C1ii is entry point of initialization routine (PInit).
\$C10E	\$rr	\$C1rr is entry point of read routine (PRead).
\$C10F	\$ww	\$C1ww is entry point of write routine (PWrite).
\$C110	\$ss	\$C1ss is entry point of the status routine (PStatus).
\$C111	non- zero	No optional routines.

# Screen hole locations for port 1

Table 7-5 lists the screen hole locations that serial port 1 uses. Note that the auxiliary memory locations are reserved for startup value settings, which are listed and interpreted in the table.

#### Table 7-5

Port 1 screen hole locations

Auxiliary memory screen holes (firmware loads values at power-up)

Location	Desci	ription			
\$0478		\$9E (ACIA control reg: eight data + two stop bits, 9600 baud)			
\$0479	\$0B	(ACIA command reg: no parity)			
\$047A	\$40 (	flags: no echo, auto LF after CR, serial port)			
	Bit	Interpretation			
	7	Echo output on display (0 = no echo)			
	6	Generate LF after CR ( $0 = no LF$ )			

- 5–1 Always = 0 (reserved)
  - 0 1 = communication port; 0 = serial printer port

The ACIA register bits are defined in Chapter 11.

160

# Table 7-5 (continued) Port 1 screen hole locations

#### Auxiliary memory screen holes (firmware loads values at power-up)

Location	Descri	Description		
\$047B	<b>\$50 (</b> )	printer width: 80 columns)		
	Bit	Interpretation		
	7–0	Printer width (0 = do not insert CR)		

# Main memory screen holes


Location	Description
\$0479	Reserved
\$04F9	Reserved
\$0579	Printer width $(1-255; 0 = disable formatting)$
\$05F9	Temporary storage location
\$0679	Bit 7 = 1 while the firmware is parsing a command string
\$06F9	Current command character (initially Control-I)
\$0779	Bit 7 = 1 if echo to display is on; bit $6 = 1$ if firmware is to generate a line feed after carriage return
\$07F9	Current printer column

# Changing port 1 characteristics

Figure 7-1 is a diagram of where the port characteristics are stored and moved under different circumstances. You can see the following from the figure:

- When the power is first turned on, the Monitor reset firmware moves the predefined set of port characteristics listed earlier in this chapter from ROM into the auxiliary memory screen holes listed in Table 7-5.
- □ If you specify new characteristics using the *System Utilities* disk, the SUD software changes the values in the auxiliary memory screen holes. Your programs can do the same thing.

- □ The values stored in the auxiliary memory screen holes are affected by power-on reset, but not by either Open Apple-Control-Reset or a simple Control-Reset. This feature is provided so that a port that has been reconfigured will remain that way while some other program (such as an application program) is started up. (See Figure 7-1.)
- □ PR#1 causes the firmware to move the characteristics stored in the auxiliary memory screen holes into the main memory screen holes.
- A program can change values in the main memory screen holes directly. However, the only value guaranteed to be in the same place for the entire Apple II series is the line length in main memory location \$0579.
- □ The firmware uses the port as it is defined in the main memory screen holes at any given time. You should use the commands listed in Table 7-2 to change them.



#### Figure 7-1

Diagram of port 1 characteristics storage

### Data format and baud rate


Serial data transfer consists of a string of 1's and 0's sent down a wire at a prearranged rate of transmission, called the baud rate.

Before transfer begins, both sender and receiver look for a continuous value of 1: this is called the carrier (Figure 7-2). When the value goes to 0, the receiver presumes it is a start bit—that is, the bit that designates the beginning of a character of data. If it lasts longer than a bit could possibly last, it is considered a BREAK signal, which some printers use for synchronization.

If the first 0 proves to be a bit, it is interpreted as the start bit. Next come the seven or eight data bits (six is seldom used with computers), low-order bit first. If parity is on, it comes next in the message. Finally, one or two stop bits appear. The stop bits have a value of 1, like the carrier. The next start bit begins transfer of the next character of data.

The parity bit provides a simple check of data validity. Odd parity means the sender counts the number of 1's among the data bits, and sends the appropriate parity bit to make the total number of 1's odd. With even parity, the sender adds the appropriate parity bit to make the total number of 1 bits even. MARK parity is always a 1 bit; SPACE parity is always a 0. The receiver can then check that the parity bit is correct.

If the baud rate is 300 and the data format is one start bit plus seven data bits plus one parity bit plus one stop bit (totaling ten bits transmitted for each byte of data sent), then the actual transfer rate is about 30 characters per second.



ASCII letter M = \$4D; sent as 8 data, odd parity, 1 stop bit

Figure 7-2 Data format

### Carriage return and line feed

If you are using a typewriter and you push the carriage all the way to the right (in other words, position the printing mechanism at the left margin), you have performed a carriage return. On the other hand, turning the platen so the paper moves to the next line (or using the index key on an electric typewriter) is called a **line feed**. Most typewriters perform a line feed automatically after a carriage return, and so the two seem to be one—but they are not.

Carriage return and line feed are separate ASCII codes. Carriage return is sometimes denoted CR; it is ASCII code 13 (\$0D). Line feed, sometimes denoted LF, is ASCII code 10 (\$0A). Down Arrow on the Apple IIc keyboard generates a LF.

Some printers can supply a line feed automatically after detecting a carriage return; others cannot. If the printer does not supply a line feed after a carriage return and it is not supplied in the data stream, the printer keeps printing over and over on the same line. On the other hand, if both the printer and the Apple IIc firmware supply LF after CR, double line-spacing results.


If the print head keeps moving too far to the right across the page and then prints many characters on top of one another on the right, then the firmware should be instructed to furnish CR after a certain line width has been reached. If the printer prints too short a line before moving to the next line, then probably the firmware is using too small a line width.

If the printer misses characters at the beginning of each line but otherwise prints correctly, there is probably not enough time for the print mechanism to return to the left margin in response to CR. You must use a lower baud rate with such a printer.

### Sending special characters

If you want to send special characters (control characters) to the printer without having them intercepted and executed by the Apple IIc firmware, use the Z command (see Table 7-2). If the only special character that causes a problem is the command character (normally Control-I for port 1), you can change just the command character instead of using the zap (Z) command. If you use the zap command, the firmware does no formatting; that is, it does not check line width or insert carriage returns or line feeds. This may be necessary to send graphics to a printer or plotter.

### Displaying output on the screen

You can display printer output on the screen, but if the printer line width exceeds the 40 or 80 columns you have selected for display, you should turn off video display. 

Serial I/O Port 2 Serial port 2 is one of two serial I/O ports available on the Apple IIc. It is intended primarily as a communication port for modems. You can change it to a serial printer port (like port 1) using the *System Utilities* disk or from a program.

Warning Although the Apple IIc serial ports are similar to the Apple IIe Super Serial Card, there are Important differences. Refer to Appendix F for a summary of these differences.

Table 8-1 summarizes the characteristics of this port and is a guide to the other information in this chapter. If you change port 2 to a serial printer port, refer to the descriptions in Chapter 7 and use 2 instead of 1 for the port number when required.

The serial port connectors are described in Chapter 11.

#### Table 8-1

Serial port 2 characteristics

Port number	Serial port 2.
Commands	Keyboard commands: IN#2 before Table 8-2 commands, IN#2 to accept port 2 input, PR#1 to echo input to printer, PR#2 to echo input back to port 2.
	BASIC commands: same.
	Monitor command: 2 Control-P (does not work if there is an operating system in RAM).
	All other commands: see Table 8-2.
Initial characteristics	See "Characteristics of Port 2 at Startup."
Hardware page locations	See Table 8-3.
Monitor firmware routines	None.
I/O firmware entry points	See Table 8-4.

Table 8-1 (continued)Serial port 2 characteristics

Use of screen holes	See Table 8-5.
Use of other pages	In terminal mode, firmware uses auxiliary memory locations \$0800-\$087F to store keyboard input, and \$0880-\$08FF as a serial input buffer.

# Using serial port 2

You can access the firmware from BASIC in the usual way—that is, by issuing Control-D (if DOS or ProDOS is in RAM) followed by IN#2 or PR#2. Subsequent input and output are routed through the modem (or other device) connected to serial port 2.

Important In terminal mode, the modern port commands listed in Table 8-2 must follow Control-D and IN#2 (not PR#2) and the command character (which is usually Control-A).

To transfer files to the modem under Pascal, specify REMOUT: or #8:. To transfer files from the modem under Pascal, specify REMIN: or #7:.

Table 8-2 lists the commands you can use with serial port 2, either from a program or from the keyboard, after you issue IN#2.

UniDisk 3.5 Commands followed by an asterisk in Table 8-2 (with the exception of L) are available only on the version of the Apple IIc that supports UniDisk 3.5. These commands can be toggled by following them directly with E (enable) or D (disable).

Each command must be preceded by Control-A (the command character). As soon as you issue the command character, the serial port firmware displays a flashing question mark cursor to indicate it is awaiting a command. If you press Return, you get the current video cursor again. You do not have to press Return (or send a return character) after commands. You can type more than one command on a line, but each must be preceded by the command character.

Refer to Table 8-4 for the standard firmware entry points that Pascal 1.1 and 1.2 use.

169

Command	Desc	ription	- 8				e
nnn	Sets new line width of nnn (from 1 through 255); the must be followed immediately by N (see below) or carriage return.						
nnB	Sets	baud rat	e to valu	e com	respondir	ng to nr	<b>1</b> :
	nn	Rate		nn	Rate	nn	Rate
	1 2	50 75		6 7	300 600	11 12	3600 4800
	3 4 5		109.92) 134.58)	8 9 10	1200 1800 2400	13 14 15	7200 9600 19200
c•	retur colu com	rn charac mn coun mand is	t exceeds normally	sent as the provident of the provident o	automatic printer lin pled.	ally wh e width	nenever th n. The
nD	n	Data bits	mat to va Stop bits	n	Data bits	Stop bits	n:
	0	8	1	4	8	2	
	1	7	1	5	7	2	
	2	6	1	6	6	2	
	3	5	1	7	5	2	
F*	When this command is enabled, your Apple IIc accepts data from the keyboard as well as from the serial port. You can use this to disable the keyboard before receiving or sending data to prevent accidental keystrokes from disrupting the data flow. Be sure that your program reenables the keyboard when the data transfer is complete. This command is available only from BASIC and is normally enabled.						
I	Echo	Echoes output on the screen.					
К							
L*	Disables automatic line feed after carriage return. Generates line feed after carriage return. Normally, this command is enabled. Disabling it has the same effect as the K command.						

# 

170 Chapter 8: Serial I/O Port 2

# Table 8-2 (continued)Modem port commands

Command	Description			
M*	When this command in enabled, all incoming line feed characters are masked (removed from the data stream). Normally this command is enabled.			
nnnN	Sets line width to nnn (from 1 through 255); does not echo output on the screen. <i>Note:</i> 0N does not disable automatic generation of carriage return; to do so, use the Z command, put 0 directly in location \$057A, or use the <i>System Utilities</i> disk.			
nP	Sets parity corresponding to n:			
	n Parity n Parity			
	0 none 4 none 1 odd 5 MARK (1) 2 none 6 none 3 even 7 SPACE (0)			
Q	Quits terminal mode.			
R	Resets port 2 and exits from serial port 2 firmware.			
S	Sends a 233-millisecond BREAK character.			
Т	Enters terminal mode. Use this command after IN#2 only. Also, if you follow this command by PR#2, the Apple IIc echoes input to output. (If the other device does so too, the first character loops endlessly, locking up the system. Use Control-Reset to get out.)			
X*	When enabled, this command turns on the XON/XOFF protocol: the Apple IIc looks for the XOFF (\$13) character and responds by halting transmission until an XON (\$11) is received. Normally this command is disabled.			
Z	Zaps (ignores) further command characters until Control-Reset. Does not format output or insert carriage returns into output stream.			
Control-T	This command from a remote device puts the Apple IIc in terminal mode if IN#2 is already in effect. It is the same as Control-A T typed locally.			

# Table 8-2 (continued)Modem port commands

Command	Description			
Control-R	This command from a remote device undoes the			
	terminal mode command. If IN#2 and PR#2 are in			

terminal mode command. If IN#2 and PR#2 are in effect, the remote keyboard and display become the input and output devices of the local Apple IIc. It is the same as Control-A Q typed locally.

Note: The commands themselves are letter commands, not control characters.

• Command (with the exception of L) available only on the version of the Apple IIc that supports UniDisk 3.5. Command can be toggled: If you follow the command with E (with no intervening space) the command is enabled. If you follow the command with D (with no intervening space) the command is disabled. The L command is available on the earlier Apple IIc, but it cannot be toggled there.

When the Apple IIc is turned on, the serial port 2 command character is defined as a Control-A. You can change it to a different control character by typing the current control character followed immediately by the new control character you want. This is useful if you want to be able to send Control-A to the output device without firmware intervention.

For example, to change the command character from Control-A to Control-V, send Control-A Control-V either from the keyboard or from a program. (Control-V and Control-W are the recommended substitute control characters.) To change the command character back again, send Control-V Control-A.

Warning Do not use Control-B, -C, -H, -I, -J, -L, -M, or -Y: Apple llc firmware may intercept these control characters, causing unpredictable results,

> The following are examples of valid commands and command sequences. These examples show commands being entered from the keyboard, but your programs can send the characters just as well.

To enable echo to the screen:

Control-A I

To send a break character to a remote device:

Control-A B

To change the control character to Control-V (for example, so you can send Control-A as part of a character stream):

Control-A Control-V Control-V(command)

# Characteristics of port 2 at startup

After power-up, the firmware sets the following configuration:

- □ 300 baud
- □ eight data bits, no parity bits, one stop bit
- □ firmware does not supply line feed after carriage return
- □ firmware does not insert carriage returns into output stream
- □ firmware does not echo output to the display screen
- □ command character is set to Control-A

These values are stored in the auxiliary memory screen holes (Table 8-5). You can change some of these settings from the keyboard using the command character followed by one of the commands listed in Table 8-2. How port characteristics change as a result of various activities is described later in this chapter.

If you change any of these values using keyboard commands or commands from a program, subsequent accesses to the port firmware (even by another program) use the new settings instead of the power-up values. This allows you to change the settings once at system startup and get the desired configuration for subsequent uses.

# Hardware page locations for port 2

Table 8-3 lists for serial port 2 the addresses of its hardware registers on page \$C0. The registers are internal to a 6551 ACIA; their bit assignments are described in Chapter 11.

#### Warning

This table is for your information only. To avoid having problems with your system, you should **never** try to directly access the hardware. Instead, use the Apple IIc's built-in firmware in your programs.

# Table 8-3 Port 2 hardware page locations

Location	Description
\$C0A0-\$C0A7	Reserved
\$C0A8	ACIA transmit/receive data register
\$C0A9	ACIA status register
\$COAA	ACIA command register
\$COAB	ACIA control register
\$COAC-\$COAF	Reserved

# I/O firmware support for port 2

Table 8-4 lists the values in the I/O firmware protocol table for serial port 2. This standardized protocol is available for use by any application program. Chapter 3 describes how to use this protocol.

#### Table 8-4

Port 2 I/O firmware protocol

Address	Value	Description		
\$C205	\$38	Pascal ID byte.		
\$C207	\$18	Pascal ID byte.		
\$C20B	\$01	Generic signature byte of firmware cards.		
\$C20C	\$31	Same ID as for Super Serial Card.		
\$C20D	\$ii	\$C2ii is entry point of initialization routine (PInit).		
\$C20E	\$rr	\$C2rr is entry point of read routine (PRead).		
\$C20F	\$ <del>ww</del>	\$C2ww is entry point of write routine (PWrite).		
\$C210	\$ss	\$C2ss is entry point of the status routine (PStatus).		
\$C211	non-	No optional routines.		
	zero			

# Screen hole locations for port 2

Table 8-5 lists the screen hole locations that serial port 2 uses. Note that the auxiliary memory locations are reserved for startup value settings, which are listed and interpreted in the table.

Note in Chapter 11 that some of the bit assignments for this port differ from those for port 1.

The ACIA register bits are defined in Chapter 11.

Table 8-5 Port 2 screen hole locations

Auxiliary m	nemory s	creen holes (firmware loads values af power-up)	
Location	Description		
\$047C	\$16 (ACIA control reg: eight data + one stop bit, 300 baud)		
\$047D	\$0B (ACIA command reg: no parity)		
25/26 24 20/26 26 C		lags: no echo, no auto LF after CR, nunication port)	
	Bit	Interpretation	
	7 6 5–1 0	Echo output on display (0 = no echo) Generate LF after CR (0 = no LF) Always = 0 (reserved) 1 = communication port; 0 = serial printer port	
\$047F	\$00 (line length: do not add any CR to output stream)		
	Bit	Interpretation	
	7-0	Line length ( $0 = do not insert CR$ )	

Main mem	Main memory screen holes			
Location	Description			
\$047A	Reserved			
\$04FA	Reserved			
\$057A	Line length (1-255; 0 = disable formatting)			
\$05FA	Temporary storage location			
\$067A	Bit $7 = 1$ if and only if the firmware is currently parsing a command string			
\$06FA	Current command character (initially Control-I)			
\$077A	77A Bit 7 = 1 if echo to display is on; bit 6 = 1 if firmware to generate a line feed after carriage return			
\$07FA	Current column			

# Changing port 2 characteristics

Figure 8-1 is a diagram of where the port characteristics are stored and moved under different circumstances. You can see the following from the figure:

- When the power is first turned on, the Monitor reset firmware moves the predefined set of port characteristics listed in Table 8-2 from ROM into the auxiliary memory screen holes listed in Table 8-5.
- □ If you specify new characteristics using the *System Utilities* disk, the utility software changes the values in the auxiliary memory screen holes.
- □ The values stored in the auxiliary memory screen holes are affected by power-on reset, but not by either Open Apple-Control-Reset or a simple Control-Reset. This feature is provided so that a port that has been reconfigured will remain that way while some other program (such as an application program) is started up.
- IN#2 causes the firmware to move the characteristics stored in the auxiliary memory screen holes into the main memory screen holes.
- A program can change values in the main memory screen holes directly. However, the only value guaranteed to be in the same place for the entire Apple II series is the line length in main memory location \$057A.
- □ The firmware uses the port as it is defined in the main memory screen holes at any given time. You should use the commands listed in Table 8-2 to change these characteristics.




Diagram of port 2 characteristics storage

### Data format and baud rate

Chapter 7 describes data format and baud rate, and explains how they apply to printers. Refer to that chapter for definitions of terms.


A noteworthy characteristic of data communication is its strangeness: sometimes the oddest changes make a given communication arrangement work or not work. You must keep this notion firmly in mind when working with serial port 2.

For example, modem communication involves quite a few elements (Figure 8-2):

- □ the Apple IIc and its firmware, with the baud rate, data format, and other characteristics you have selected
- □ the cable from the Apple IIc to the modem
- $\Box$  the modem
- □ possibly an acoustic coupler for a telephone handset

- □ the telephone lines, with their switching equipment, boosters, and noise
- □ some combination of modem, cable, and remote computer or terminal

As you can imagine, some method is required for successful data transmission. If you have problems, change only one variable at a time and then cycle through the other variables one at a time. Take nothing for granted. The data format advertised for an information service, for example, may be different from the one you end up using with the Apple IIc.



Dovices	In	~	tunioal	communication setup
Devices		u	Ivpicui	communication setup

### Carriage return and line feed

If you are communicating with a computer or terminal, carriage return and line feed may or may not be involved. Start off without generating them, and turn on automatic generation only as needed. They are described as used with printers in Chapter 7.

### Routing input and output

This section discusses the possible ways that serial port 2 can route information. Sometimes the cause of communication problems is that information is not going where you think it is, or it is and you cannot see evidence of the fact. Figures 8-3 through 8-6 show some of the patterns of information flow you can select.

It is best to read all this material as a unit; questions that arise while you read one description may be answered elsewhere.

The simplest serial port 2 command is IN#2 (Figure 8-3). Port 2 becomes the input device. Data coming into the port gets passed to the input buffer (page \$02 of main memory). Applesoft firmware and system software can see the data and carry out commands in the normal way.


Of course, you can also use just the PR#2 command—for example, if you want to send a listing to the modem.

To use port 2 for data communication, you ordinarily put it into terminal mode. Following IN#2, pressing Control-A gets the attention of the port 2 firmware, which displays a blinking question mark (?) as a prompt. Now type T to put the computer in terminal mode. In this mode, the firmware displays a blinking underscore character (\_\_) as a prompt.

In the discussion that follows, *local* refers to your Apple IIc. *Remote* refers to some other device, usually in a distant location and at the other end of a communication link. The remote device can be any ASCII-generating unit: a terminal or a computer.

If a remote computer is another Apple IIc or an Apple II series machine with a Super Serial Card in it, then *most* of the commands described here apply to it as well.


For a further description of what terminal mode does and how to get into and out of it, refer to the last section of this chapter.



#### Figure 8-3 Effect of IN#2

#### Half-duplex operation

In half-duplex operation, information can flow from A to B or from B to A, but in only one direction at a time. In a half-duplex setup, the host does not echo back to the terminal what the terminal sends it. For half-duplex operation, use IN#2 and Control-A T (Figure 8-4) whether the Apple IIc is the host or the terminal. IN#2 plus Control-A T is the best way to set up the computer for auto-answer operation. The T command allows port 2 firmware to exchange information with the local modem without interference from the local firmware or system software. (The remote device can always cancel the T command with Control-R if necessary, and restore terminal mode with Control-T.) Avoiding PR#2 at this point means that the Apple IIc can operate as a half-duplex terminal, half-duplex host, or full-duplex terminal. (The remote device can also issue Control-A PR#2 if PR#2 is required at the local computer.)



# Figure 8-4


Effect of IN#2 and T command, half duplex

In half-duplex operation, the output hook is available for other uses. For example, you can issue PR#1 to print incoming messages from port 2. Use the Control-A I command to display information on the screen.

#### **Full-duplex operation**

In full-duplex operation, information can flow from A to B and from B to A simultaneously. Typically, one of the computers (the host computer) echoes its input to output, so the other computer (the terminal) can easily verify that the communication is taking place.

Figure 8-5 shows the flow of information when the Apple IIc is a fullduplex terminal. (The setup commands, IN#2 and Control-A T, are the same as for half duplex.)




#### Figure 8-5

Effect of IN#2 and T command, full-duplex terminal

If your Apple IIc is the terminal in full-duplex operation, use the N command to turn off echoing input to the screen. If the Apple IIc does echo input to the screen in this setup, everything you type will appear twice: once from the Apple IIc and once from the host computer. In this mode of operation, if you echo input to the printer you can get a printed record of both sides of the communication session: the input from the host, and the Apple IIc output as echoed by the host.

, Figure 8-6 shows the flow of information when the Apple IIc is a fullduplex host. In this case, the local Apple IIc must echo input to output for the remote device. The setup commands include PR#2 in this case.



#### Figure 8-6

Effect of IN#2, PR#2, and T command, full-duplex host

Warning If the Apple IIc echoes input to output and the other computer does too, then the first subsequent keypress will echo back and forth endlessly and lock up the Apple IIc. This will require a Control-Reset to get out.

If you echo input to output when using an information service, the host will end up seeing the echo of what it sent you as though you had typed it. In this arrangement, the local output hook is not available for using the printer or other device. To display keyboard and port 2 input on the screen, issue Control-A I.

#### Terminal mode

Terminal mode makes the Apple IIc act like a dumb terminal—one that just sends and receives information, but does not process it. Input and output flow through special serial I/O buffers on page \$08 of auxiliary memory. Applesoft firmware and system software cannot see or interpret the data: only the serial port 2 firmware deals with it.

In most terminal mode setups, the firmware will not display port 2 input unless you use the Control-A I command.


Warning When using terminal mode, \$0800-\$08FF of auxiliary RAM is used for buffering. Any data stored there will be overwritten when terminal mode is enabled.

Control-A T turns on terminal mode, and Control-A Q turns it off.

The remote device can go into terminal mode, and then turn off the local Apple IIc's terminal mode with the Control-R command. If it then issues Control-A PR#2, local output will go to the remote device. The remote keyboard and display then become the input and output devices of the local Apple IIc processor. This is remote mode.

In remote mode, the local Apple IIc does not use the serial I/O buffers (as it does in terminal mode); therefore, local firmware and system software detect and interpret all input and output data. So, for example, if you type CATALOG at the remote device keyboard, the local Apple IIc will execute the command and list the disk catalog on the remote device's display. (In terminal mode, the local computer would simply display the word CATALOG on its screen.)

The remote device can turn the local Apple IIc's terminal mode back on with Control-T. Control-A T issued at the remote device only turns on the remote device's terminal mode, unless the command character there has already been changed to something else.



Mouse and Game Input This chapter describes the Apple IIc's mouse port and hand controller (game) input capabilities. The mouse and hand controllers use the same 9-pin connector on the back panel; the firmware uses the port as directed by keyboard or program commands.

## Mouse input

Table 9-1 summarizes the mouse port's characteristics and guides you to other information in this part of the chapter.

Warning If you want your programs that use the mouse on the Apple IIe and other Apple II series computers to work with the Apple IIc, always use the I/O firmware entry points listed in Tables 9-4 and 9-5, rather than dealing directly with the mouse hardware and RAM locations.

The mouse back panel connector is described in Chapter 11.

#### Table 9-1

Mouse input port characteristics

Port number	Mouse input port 4.
BASIC commands	Turn on mouse: PRINT CHR\$(4)"PR#4":PRINT CHR\$(1)
	Turn off mouse interrupts: PRINT"PR#4":PRINT CHR\$(0)
	Turn on graphics character set: See "MouseText" in Chapter 5.
Initial characteristics	After a reset, all mouse interrupts are off and the rising edge of X0 and Y0 are selected for interrupts.
Hardware page locations	See Table 9-2.
Monitor firmware routines	None.
I/O firmware entry points	See Tables 9-3 and 9-4.
Use of screen holes	See Table 9-5.

Memory expansion

The memory expansion version of the Apple IIc places the mouse at input port 7 and the memory expansion card at port 4. Thus, all "PR4" entries become "PR7" entries.

#### Mouse connector signals

The mouse uses the same DB-9 connector as the hand controllers. However, the interpretation of the signals arriving on the pins differs depending on the commands and signals received. Figure 11-37 shows the names of the pin assignments when a mouse is connected.

### Mouse operating modes

This section tells what the mouse operating modes are for. Later sections of this chapter describe how to set the various mouse operating modes.

Your program should call the ServeMouse routine to determine the source of an interrupt as soon as it receives one, in all the interrupt modes except transparent mode.

#### Transparent mode

In transparent mode, your program must read screen holes to check for mouse movement. An interrupt routine in the Apple IIc firmware updates mouse position counters each time the mouse is moved, then returns control to the main program task. The findings of the interrupt routine are placed in the screen holes for your program to find. Table 9-5 lists the screen holes with the information that your program should look for.

This is the only mouse mode available to BASIC programs.

#### Movement interrupt mode

On the Apple IIc, a signal called *VBlInt* can interrupt the processor whenever a video vertical blanking signal occurs. This can make it easier for your programs to smoothly move the mouse cursor in response to mouse movements.

In movement interrupt mode, the mouse firmware arms VBIInt whenever the mouse is moved at least one count in any direction. When VBIInt occurs, program control passes to the vector address contained at locations \$03FE and \$03FF; the interrupt handler in your program can then update the cursor smoothly to its next screen position.

Your program's interrupt handler must first call ServeMouse (Table 9-3) to see if the mouse caused the interrupt. It should then call ReadMouse to get mouse status and its current X-Y position. The routine can also change the mouse mode and position if desired.

The maximum amount of mouse movement that can occur between successive VBIInt interrupts is limited to the distance someone can move a mouse in one-sixtieth of a second.

#### Button interrupt mode

The Apple IIc mouse-button hardware location does not generate interrupts. However, a program can simulate mouse-button interrupts by polling the button whenever VBIInt occurs, and acting on the interrupt whenever the button state has changed. This lets your program provide fast response to the mouse movement without too much program overhead.

#### Movement/button interrupt mode

The movement/button interrupt mode is a combination of the two modes just described. It provides the best response possible without constant polling of the mouse position and button. Your program can effectively process a main task concurrently with cursor and menu updating, as well as menu-selected command processing.

#### Vertical blanking active modes

The vertical blanking active modes are the same as the four just described except that they allow VBL interrupts to be sent to the user.

"MouseText" in Chapter 5 contains recommendations for using MouseText characters with a mouse.

## Mouse soft switches

Appendix E explains how the firmware handles interrupts.

Warning

The soft switches assigned to the mouse interface are shown in Table 9-2. On power-up or reset, the hardware selects the rising edge of X0 and Y0 (mouse movement signals) and masks out all mouse interrupts.

Table 9-2 is included here for your information only. You should use the built-in firmware to access the mouse; doing so is much easier than writing your own mouse interrupt handler and guarantees compatibility with all other Apple II-series computers.

# Table 9-2

Mouse soft switches

Name	Action	Hex	Function
IOUDis	W	\$C07E	On: Disable IOU access for addresses \$C058 to \$C05F; enable access to DHiRes switch*
IOUDis	W	\$C07F	Off: Enable IOU access for addresses \$C058 to \$C05F; disable access to DHiRes switch*
RdIOUDis	R7	\$C07E	Read IOUD is switch $(1 = off)$ ;
DisXY	R/W	\$C058	Disable (mask) X0 and Y0 movement interrupts‡
EnbXY	R/W	\$C059	Enable (allow) X0 and Y0 movement interrupts‡
RdXYMsk	R7	<b>\$C040</b>	Read status of X0/Y0 interrupt mask (1 = mask on)
RstXY	R	\$C048	Reset X0/Y0 interrupt flags
X0Edge	R/W	\$C05	Select rising edge of X0 for interrupt‡
X0Edge	R/W	\$C05D	Select falling edge of X0 for interrupt‡
RdX0Edge	R7	\$C042	Read status of X0 edge selector (1 = falling)
RstXInt	R	\$C015	Reset mouse X0 interrupt flag

Mouse soft a	switches		· · · · · · · · · · · · · · · · · · ·
Name	Action	Hex	Function
Y0Edge	R/W	\$C05E	Select rising edge of Y0 for interrupt‡
Y0Edge	R/W	\$C05F	Select falling edge of Y0 for interrupt‡
RdY0Edge	R7	\$C043	Read status of Y0 edge selector $(1 = falling)$
RstYInt	R	\$C017	Reset mouse Y0 interrupt flag
DisVBl	R/W	\$C05A	Disable (mask) VBL interrupts‡
EnVBl	R/W	\$C05B	Enable (allow) VBL interrupts
RdVBlMsk	R7	\$C041	Read status of VBL interrupt mask (1 = mask on)
RstVBl	R	\$C019	Read and then reset VBlInt flag
PTrig	R/W	\$C070	Reset VBlInt flag; trigger paddle timer
RdBtn0	R7	\$C061	Read first mouse button status (1 = pressed)§
Rd63		R7	\$C063 Read second mouse button status (0 = pressed)¶
MouX1	R7	\$C066	Read status of X1 (mouse X direction) (1 = high)
MouY1	R7	\$C067	Read status of Y1 (mouse Y direction) (1 = high)

# Table 9-2 (continued)Mouse soft switches

• When IOUDis is on, \$C058-\$C05F do not affect mouse, and \$C05E and \$C05F become DHiRes (Table 5-8).

† Read or write to \$C07x also resets VBIInt and triggers paddle timers.

‡ These work only if IOUDis is off.

§ This location is also the Open Apple key (Table 4-1).

**This is also the location of the Shift-key mod (Appendix F).** 

Mouse firmware sets interrupts in response to mode settings under program control. The vertical blanking interrupt (VBIInt) is armed if the mouse button is pushed or moves at least a count of 1 in the X0 or Y0 coordinates. Read \$C070 to reset the VBL interrupt. Because a VBL occurs every sixtieth of a second, that is the maximum time that can elapse before the resulting interrupt can be acknowledged and acted upon.

Software can also select which edge of X0 and Y0 information will cause the XInt or YInt.

When an interrupt has occurred, you can read the direction of the mouse's X1 movement by reading address \$C066 bit 7, and Y1 movement by reading address \$C067 bit 7.

A program can read the status of the soft switches by reading one of the locations \$C040-\$C043 and then testing data bit 7. The soft switches are described in Table 9-2.

The section on mouse input in Chapter 11 explains what X0, Y0, X1, Y1 are and what they mean with respect to mouse movement.

If you write your own mouse interrupt handler, it should enable the main bank-switched memory, set up its own IRQ vectors at addresses \$FFFE and \$FFFF, keep track of video modes and the alternate stack, and check for the interrupt source in the same manner as the mouse firmware listed in Appendix I, beginning at address \$C400.

Important The listing in Appendix I provides source code only for the memory expansion version of the Apple IIc. Mouse code starts at \$C700 in the new ROM. There are instructions for obtaining listings for the original and UniDisk 3.5 versions in Appendix I.

UniDisk 3.5 The 32K ROM includes a new feature for programs that need to use mouse interrupts for their own purposes. If your program sets bit 7 of the mouse port mode byte at \$07FC (\$C7FF in the memory expansion IIc) to 1, mouse movement interrupts will be passed to the interrupt handler of your program. VBL interrupts will still be handled by the Apple IIc's firmware. You should use this feature only if the mouse firmware can't keep up with your needs.

## I/O firmware support for mouse input

Memory expansion

The memory expansion version of the Apple IIc places the mouse at \$C700 and the memory expansion card at \$C400. This means that the mouse is supported on page \$C7 in the new Apple IIc, so change all \$C4 and \$40 addresses to \$C7 and \$70.

The Apple IIc supports the mouse with firmware starting at address \$C400. This firmware is necessary because the mouse requires fast, transparent interrupt processing to work effectively.

In assembly language you can use direct firmware support for sophisticated mouse applications. To enable the mouse, first load a mode byte into the accumulator (and \$C4 in X, \$40 in Y) and then do a JSR to the firmware routine called *SetMouse* (Table 9-3). Valid mode bytes are the following:

- \$00 Turns mouse off
- \$01 Sets transparent mode
- \$03 Sets movement interrupt mod
- \$05 Sets button interrupt mode
- \$07 Sets movement or button interrupt mode
- \$08 Turns mouse off, VBIInt active
- \$09 Sets transparent mode, VBIInt active
- \$0B Sets movement interrupt mode, VBlInt active
- \$0D Sets button interrupt mode, VBIInt active
- \$0F Sets movement or button interrupt mode, VBlInt active

The firmware then initializes the mouse. To read the current position and status of the mouse, first load \$C4 into the X register, load \$40 into the Y register, save processor status, disable interrupts, and then JSR to the firmware routine called *ReadMouse* (Table 9-3), which stores the information in the port 4 screen holes (Table 9-5).

Table 9-3 lists the mouse port firmware routine offsets. Each address contains the low byte of the entry point of the routine described. The calling setup for all routines (except ServeMouse) is the same: the X register must contain \$C4, and the Y register must contain \$40. When the routine has finished, the A, X, and Y register contents are undefined.

Memory expansion The memory expansion version of the Apple IIc places the mouse at \$C700 and the memory expansion card at \$C400. Thus, all mouse firmware routines start at a \$C7XX address, instead of \$C4XX.

## Table 9-3 Mouse firmware routines

Location	Offset for	Description
\$C412	SetMouse	Sets the mouse mode to the value in the accumulator. Input: A register contains mode (see \$07FC, Table 9-5) (\$07FF in new Apple IIc). Output: Carry bit = 0 means mode was legal; carry bit = 1 means mode was not legal.
\$C413	ServeMouse	Services mouse interrupt if needed. Input: X, Y, A registers—doesn't matter. Output: Carry bit = 0 means mouse caused the interrupt; carry bit = 1 means something else caused it. This routine updates \$077C (\$077F in new Apple IIc) to show which event caused the interrupt (values in Table 9-5).
\$C414	ReadMouse	Updates screen holes to show current mouse X-Y position and button status; clears VBIInt, button and movement interrupt bits in the status byte. Doesn't reenable interrupts until after retrieving position values. Output: Carry bit = 0.
\$C415	ClearMouse	Sets the mouse position to 0, though not necessarily within clamping boundaries; leaves button and interrupt bits in status byte unchanged. Output: Carry bit = 0.
\$C416	PosMouse	Sets the mouse coordinates to new values. Input: X and Y screen holes contain new X and Y positions. Output: Carry bit = 0.

# Table 9-3 (continued)Mouse firmware routines

Location	Offset for	Description
\$C417	ClampMouse	Sets new clamping boundaries (see Table 9-5). Does not affect mouse position or update mouse position screen holes; use ReadMouse to do that. Input: A register = 0 means set new X boundaries; A register = 1 means set new Y boundaries. Output: Carry bit = 0.
\$C418	HomeMouse	Sets the internal mouse position to the upper-left corner of the clamping window. Does not update mouse position screen holes; use ReadMouse to do that.
\$C419	InitMouse	Sets startup internal values; does not update mouse-position screen holes. Output: Carry bit = 0.

Here is a sample sequence of events and calls:

- 1. Four screen holes contain the mouse's X and Y coordinates, and one contains the status of the last mouse movement (Table 9-5).
- 2. Call InitMouse.
- 3. Inhibit interrupts, set up the boundaries you want, then call ClampMouse.
- 4. Use PosMouse, HomeMouse, or ClearMouse to position the mouse where you want it.
- 5. Put the mouse mode (see address \$07FC in Table 9-5) that you want to use in the accumulator, then call SetMouse (use address \$07FF for the new Apple IIc).
- 6. If you have set one of the interrupt modes, then when an interrupt arrives, call ServeMouse to determine the source of the interrupt.
- 7. Disable interrupts and call ReadMouse. Retrieve the position values, then reenable interrupts.

#### Pascal support

Table 9-4 lists the locations and values of the I/O firmware protocol that Pascal 1.1 and later versions use. However, Pascal must use a special attach driver to support the mouse.

Memory expansion The memory expansion version of the Apple IIc places the mouse at \$C700 and the memory expansion card at \$C400. Thus, all mouse firmware routines start at a \$C7XX address, instead of \$C4XX.

# Table 9-4

Mouse port I/O firmware protocol

Address	Value	Description
\$C405	\$38	Pascal ID byte
\$C407	\$18	Pascal ID byte
\$C40B	\$01	Generic signature byte of firmware cards
\$C40C	\$20	2 = X-Y pointing device; 0 = identification code
\$C40D		Initialization routine (not implemented; returns error code)
\$C40E		Standard read routine (not implemented; returns error code)
\$C40F		Standard write routine (not implemented; returns error code)
\$C410		Standard status routine (not implemented; returns error code)
\$C411	\$00	Optional routines follow
\$C4FB	\$D6	A mouse identification byte

#### BASIC and assembly-language support

Memory expansion

The memory expansion version of the Apple IIc places the mouse at C700 and the memory expansion card at C400. This means that all "PR4" or "IN4" calls change to "PR7" or "IN7" calls.

In BASIC you must turn the mouse on by printing PR#4 and then CHR\$(1) before you can get input from the mouse. This sets transparent mode. After that, reenable video output with PR#3 and take subsequent input from the mouse by issuing IN#4. The first input statement after that (INPUT X,Y,S) initializes and enables the mouse and returns a three-element string

#### +xxxx,+yyyy,+st

representing the x-coordinate, y-coordinate, and status digits.

The coordinates will be integers between 0 and +1023. These are called the clamping boundaries of the mouse.

The sign preceding the status digits is normally positive; it becomes negative when you press a key on the keyboard.

The first digit, s, of the status is 0. The second digit, t, of the status is 1 if the mouse button is still pressed, 2 if it was just pressed, 3 if it was just released, and 4 if it is still released.

To disable the mouse, use these statements:

```
PRINT CHR$(4)"PR#4"
PRINT CHR$(0)
PRINT CHR(4)"PR#3"
```

Important

Change all 4's to 7's for the memory expansion version.

#### Screen holes

Table 9-5 lists the screen holes that the mouse firmware uses. Note that the mouse firmware reserves port 5 screen holes for its own use. Also, the auxiliary page counterparts of the port 4 addresses are reserved for startup values.

Important

nt Some screen holes are different for the Apple IIe mouse. Refer to Appendix F.

# Table 9-5

Scratch ar	ba		
Location	Descr	iption	
\$0478	Low	byte of clamping minimum	
\$04F8	Low	byte of clamping maximum	
\$0578	High	byte of clamping mimimum	
\$05F8	High	byte of clamping maximum	
Port 4 scre	en holes		
Location	Descr	iption	
\$047C	Low	Low byte of X coordinate	
\$04FC	Low	Low byte of Y coordinate	
\$057C	High	High byte of X coordinate	
\$05FC	High	High byte of Y coordinate	
\$067C	Reser	Reserved	
\$06FC	Reser	ved	
\$077C	Status	s bỳte	
	Bit	1 Equals	
	7	Button down	
	6	Button was down on last read and still down	
	5	Movement since last read	
	4	Reserved	
	3	Interrupt from VBIInt	
	2	Interrupt from button	
	1	Interrupt from movement	
	0	Reserved	
\$07FC	Mode	byte (current mode; mask out bits 4-7 when	

MO testing)

- Bit 1 Equals
- 7-4 Reserved
- 3 VBlInt active
- 2 VBL interrupt on button
- 1 VBL interrupt on movement
- Mouse active 0

#### Port 5 screen holes

Reserved

Memory expansion

The screen hole addresses for the mouse in the Apple IIc that supports the memory expansion card all end with F, instead of C; this is because the mouse has moved to slot 7 from slot 4. For example, the low byte of the X coordinate is stored at \$047C in the original and UniDisk 3.5 IIc's, while It is stored at \$047F in the memory expansion IIc.

### Using the mouse as a hand controller

You can use the mouse as if it were a set of hand controllers or an X-Y pointing device in port 4. If you turn the mouse on, the Monitor hand controller (game paddle) routines take input from the mouse. This is possible because the mouse and the hand controllers all use the same back panel connector.

You can run a BASIC program that uses the Pdl function to read from the mouse by doing the following, either from the keyboard or from a program:

1. Start up the system with the BASIC program that uses paddles.

2. Type PR#4 and press Return to turn on the mouse.

3. Press Control-A Return to initialize the mouse.

4. Type PR#0 and press Return to restore output to the screen.

5. Run the program.

Play the game using the mouse instead of the paddles.

**Important** Many copy-protected games do not work with a mouse. In addition, many games don't use built-in firmware for the paddles.

## Game input

The Apple IIc supports game paddles, joysticks, and other hand controllers connected to the DB-9 connector on its back panel. Table 9-6 is a summary of game input characteristics.

# Table 9-6 Game input characteristics

Port number	None.
Commands	None.
Initial characteristics	Game inputs cannot be disabled.

#### Hardware page locations

\$C061	Switch input 0 and Open Apple.
\$C062	Switch input 1 and Solid Apple.
\$C063	Mouse button (sense is opposite that of \$C061 to
	distinguish it from paddle button).
\$C064	Analog input (paddle) 0.
\$C065	Analog input (paddle) 1.
1	

\$C070 Trigger paddle timer.

Monitor firmware routines

Location	Name	Description
\$FB1E	PRead	Reads a paddle position.

I/O firmware entry points

None.

Use of screen holes

None.

## The hand controller connector signals

Several inputs are available to programs or devices from the 9-pin D-type miniature connector on the back of the Apple IIc: two 1-bit inputs, or *switches*, and two analog inputs.

When you connect a pair of hand controllers to the 9-pin connector, the rotary controllers use two analog inputs, and the pushbuttons use two 1-bit inputs. However, you can also use these inputs for many other jobs. For example, two analog inputs can be used with a two-axis joystick.

Complete electrical specifications of these inputs are given in Chapter 11; Table 11-22 shows the connector pin numbers.

#### Switch inputs (Sw0 and Sw1)

The two 1-bit inputs can be connected to the output of another electronic device that meets the electrical requirements described in Chapter 11, or to a pushbutton. When you read a byte from one of these locations, only the high-order bit—bit 7—is valid information; the rest of the byte is undefined. From machine language, you can do a Branch Plus or Branch Minus on the state of bit 7. From BASIC, you can read the switch with a PEEK and compare the value with 128. If the value is 128 or greater, the switch is on.

The memory locations for these switches are \$C061, \$C062, and \$C063 (decimal locations 49249 through 49251), as shown in Table 9-6. Switch 0 and switch 1 are permanently connected to Open Apple and Solid Apple on the keyboard; these are the ones connected to the buttons on the hand controllers. Location \$C063 is a second address for the mouse button, so that a program can distinguish it from an Open Apple keypress. When the mouse button is pressed, \$C063 (bit 7) goes from 1 to 0, and \$C061 (bit 7) goes from 0 to 1.

#### Analog inputs (PdI0 and PdI1)

The two analog inputs are designed for use with 150-K $\Omega$  variable resistors or potentiometers. The variable resistance is connected between the +5V supply and each input, so that it makes up part of a timing circuit. The circuit changes state when its time constant has elapsed, and the time constant varies as the resistance varies. Your program can measure this time by counting in a loop until the circuit changes state, or times out.

A program must first reset the timing circuits before it can read the analog inputs. Accessing memory location \$C070 does this. As soon as you reset the timing circuits, the high bits of the bytes at locations \$C064 through \$C067 are set to 1. If you PEEK at them from BASIC (locations 49252 through 49255), the values will be 128 or greater. Within about three milliseconds, these bits will change back to 0—byte values less than 128—and remain there until you reset the timing circuits again. The exact amount of time each of the bits remains high is directly proportional to the resistance connected to the corresponding input. If these inputs are open—no resistances are connected—the corresponding bits may remain high indefinitely.

## Monitor support for game input


To read the analog inputs from machine language, you can use a program loop that resets the timers and then increments a counter until the bit at the appropriate memory location changes to 0, or you can use the built-in routine PRead. BASIC and other high-level languages also include convenient means of reading the analog inputs—refer to your language manuals. You can read and reread the same paddle at arbitrarily short intervals. However, you must wait at least three milliseconds between reading one paddle and reading a different paddle.

The Monitor routine PRead (at address \$FB1E) places in the Y register a number between \$00 and \$FF that represents the position of a hand controller. You pass the number of the hand controller in the X register.

Warning

If the hand controller number you furnish in the X register does not equal 0 or 1, strange things may happen.

The paddle and vertical blanking both use \$C070. Disable interrupts before calling PRead if you are reading the paddles and using VBL interrupts.



Using the Monitor The System Monitor is a set of subroutines in the Apple IIc firmware that provides a standard interface to the built-in I/O devices described in Chapter 1. Many of the I/O subroutines described in Chapters 3 through 9 are part of the System Monitor.

DOS (but not ProDOS) and the BASIC interpreters (Appendix E) use these subroutines by direct calls to their starting locations. You can call the standard subroutines from your programs in the same fashion. The starting addresses for all of the standard subroutines are listed in Appendix C.

You can perform most of the Monitor functions directly from the keyboard. This chapter tells you how to use the Monitor

to look at one or more memory locations

- □ to change the contents of any location
- to write small programs in machine language to be executed directly by the Apple IIc
- □ to move and compare blocks of memory
- to invoke other programs from the Monitor

# Invoking the Monitor

The System Monitor starts at memory location FF69 (-151). To invoke the Monitor, you make a CALL -151 statement to this location from the keyboard or from a BASIC program. When the Monitor is running, its prompting character, an asterisk (\*), appears on the left side of the display screen, followed by a cursor.

To use the Monitor, you type commands at the keyboard. When you have finished using the Monitor, you return to the BASIC language you were previously using by pressing Control-Reset, by pressing Control-C and then Return, or by typing 3D0G, which executes the resident program—usually Applesoft—whose address is stored in a jump instruction at location \$03D0.

Int If ProDOS (or DOS) is connected via the standard I/O links (Chapter 3), then you can issue commands to it from the Monitor. Under this arrangement, errors will return control to BASIC rather than to the Monitor.

If you want to have Control-Reset return you to the Monitor, load the values \$69, \$FF, and \$5A (decimal 105, 255, and 90) into the three locations starting at address \$03F2 (decimal 1010, the reset-vector address and the power-up byte).

The positive and negative decimal equivalents of Monitor locations are listed in Appendix C. In addition, Appendix H contains conversion tables from one numbering system to another. Appendix E gives further details on how to use Apple IIc firmware from BASIC programs.

#### Important

# Syntax of Monitor commands

To give a command to the Monitor, you type a line on the keyboard, then press Return. The Monitor accepts the line using the standard I/O subroutine GetLn described in Chapter 3. A Monitor command can be up to 255 characters in length, ending with a carriage return. It can include three kinds of information: addresses, data values, and command characters. You type addresses and data values in hexadecimal notation.

When the command you type calls for an address, the Monitor accepts any group of hexadecimal digits. If there are fewer than four digits in the group, it adds leading 0's; if there are more than four hexadecimal digits, the Monitor uses only the last four digits. It follows a similar procedure when the command syntax calls for twodigit data values.

Each command you type consists of one command character, usually the first letter of the command name. The Monitor recognizes 22 different command characters. Some of them are punctuation marks, some are letters (uppercase or lowercase), and some are control characters.

Note: Although the Monitor recognizes and interprets them, control characters typed on an input line do not appear on the screen.

This chapter contains examples of Monitor command use. Some of the data values displayed by your Apple IIc may differ from the values printed in these examples, because they are variables stored in RAM.

# Monitor memory commands

When you use the Monitor to examine and change the contents of memory, it keeps track of the address of the last location whose value you inquired about and the address of the location that is next to have its value changed. These are called the *last opened location* and the *next changeable location*.

Warning

Because locations \$C000 through \$C0FF contain special hardware circuits, issuing any command that reads or writes on this page can have unpredictable, and perhaps disastrous, results.

#### Examining memory contents

When you type the address of a memory location and press Return, the Monitor responds with the address you typed, a dash, a space, and the value stored at that location, like this:

```
*E000
E000- 4C
*33
0033- AA
*
```

Each time the Monitor displays the value stored at a location, it saves that address as the last opened location and as the next changeable location.

#### Memory dump

When you type a period (.) followed by an address, and then press Return, the Monitor displays a memory dump: the data values stored at all the memory locations from the one following the last opened location to the location whose address you typed following the period. The Monitor saves the last location displayed as both the last opened location and the next changeable location. In these examples, the amount of data displayed by the Monitor depends on how much larger the address after the period is than the last opened location.

```
*20
0020- 00
*.2B
0021- 28 00 18 OF OC 00 00
0028- A8 06 D0 07
*300
0300- 99
*.315
0301- B9 00 08 0A 0A 0A 99
0308- 00 08 C8 D0 F4 A6 2B A9
0310- 09 85 27 AD CC 03
*.32A
0316- 85 41
0318- 84 40 8A 4A 4A 4A 4A 09
0320- CO 85 3F A9 5D 85 3E 20
0328- 43 03 20
```

When the Monitor performs a memory dump, it starts at the address immediately following the last opened location and displays that address and the data value stored there. It then displays the values of successive locations up to and including the location whose address you typed, but only up to eight values on a line. When it reaches a location whose address is a multiple of 8—that is, one that ends with an 8 or a 0—it displays that address as the beginning of a new line, then continues displaying more values.

After the Monitor has displayed the value at the location whose address you specified in the command, it stops the memory dump and sets that location as both the last opened location and the next changeable location. If the address specified on the input line is less than the address of the last opened location, the Monitor displays only the address and value of the location following the last opened location.

You can combine the two commands, opening a location and dumping memory, by concatenating them: type the first address, a period, and the second address. This combination of two addresses separated by a period is called a *memory range*.

\*300.32F 0300- 99 B9 00 08 0A 0A 0A 99 0308- 00 08 C8 D0 F4 A6 2B A9 0310- 09 85 27 AD CC 03 85 41 0318- 84 40 8A 4A 4A 4A 4A 09 0320- C0 85 3F A9 5D 85 3E 20 0328- 43 03 20 46 03 A5 3D 4D \*30.40 0030- AA 00 FF AA 05 C2 05 C2 0038- 1B FD D0 03 3C 00 40 00 0040- 30 \*E015.E025 E015- 4C ED FD E018- A9 20 C5 24 B0 0C A9 8D E020- A0 07 20 ED FD A9 \* Pressing Return by itself makes the Monitor display one line of a memory dump; that is, a memory dump from the location following the last opened location to the next multiple-of-eight boundary. The Monitor saves the address of the last location displayed as both the last opened location and the next changeable location.

```
*5
0005- 00
*Return
00 00
*Return
0008- 00 00 00 00 00 00 00 00
*32
0032- FF
*Return
AA 00 C2 05 C2
*Return
0038- 1B FD D0 03 3C 00 3F 00
```

## Changing memory contents

The section on memory dumping showed you how to display values stored in the Apple IIc's memory; this section shows you how to change these values. You can change any location in RAM; you can change the characteristics and treatment of an output device by changing the contents of locations assigned to it; and you can change a soft switch setting by referencing its set and reset addresses.

Warning Use these commands carefully. If you change the zero-page locations used by the interpreter or operating system (Appendix B), you may lose programs or data stored in memory.

#### Changing one byte

The previous commands keep track of the next changeable location; these commands make use of it. In the next example, you open location 0, then type a colon followed by a value.

\*0 0000- 4C \*:5F

The contents of the next changeable location have just been changed to the value you typed, as you can see by examining that location:

\*0 0000- 5F \*

You can also combine opening and changing into one operation by typing an address followed by a colon and a value. In the next example, you type the address again to verify the change.

\*302:42 \*302 0302- 42

When you change the contents of a location, the value that was contained in that location is replaced by the new value, which will remain until you or some program replaces it with another value.

ASCII input mode: The Monitor has a tool to make entering values a little easier: ASCII input mode. ASCII input mode lets you enter ASCII characters as well as their hexadecimal ASCII equivalents. This means that 'A is the same as C1 and 'B is the same as C2 to the Monitor. The ASCII value for any character following an apostrophe is used by the Monitor. For example, to enter the string "Good morning!" at \$0300 in memory, type

\*300:'G 'o 'o 'd ' 'm 'o 'r 'n 'i 'n 'g '!

Note that each character to be placed in memory is delimited by a leading and a trailing space. The only exception to this rule is that the last character in the line is followed by a return character instead of a space.

#### Changing consecutive locations

You don't have to type a separate command with an address, a colon, a value, and press Return for each location you want to change. You can change the values of up to 85 consecutive locations at a time—or even more, if you omit leading 0's from the values—by typing only the initial address and colon followed by all the values separated by spaces; end with Return. The Monitor stores the consecutive values in consecutive locations, starting at the location whose address you typed. After it has processed the string of values, it takes the location following the last changed location as the next changeable location. Thus, you can continue changing consecutive locations, without typing an address on the next input line, by typing another colon and more values.

209

In these examples, you first change some locations, then examine them to verify the changes.

```
*300:69 01 20 ED FD 4C 03

*300

0300- 69

*Return

01 20 ED FD 4C 00 03

*10:0 1 2 3

*:4 5 6 7

*10.17

0010- 00 01 02 03 04 05 06 07

*
```

## Moving data in memory

You can copy a contiguous block of data from one area in the Apple IIc's memory to another in RAM by using the Monitor's MOVE command. To move a range of memory, you must tell the Monitor both where the data is now situated in memory—the source locations—and where you want the copy to go—the destination locations.

The format of the complete MOVE command looks like this:

{destination} < {start} . {end} M

The destination is the address where you want the first of the moved data to go. The less-than symbol (<) separates the destination address from the starting and ending addresses of the block of data to be moved. The period between two addresses is the Monitor's standard notation for specifying address ranges. If the second address in the source range specification is less than the first, then only one value (that of the first location in the range) will be moved.

When you type the actual command, replace the words in braces with hexadecimal addresses, and omit the braces and spaces. Here are some examples of memory moves. First, you examine the values stored in one range of memory, then store several values in another range of memory. The actual MOVE commands end with M.

\*0.F 0000- 5F 00 05 07 00 00 00 00 0008-00000000000000000 \*300:A9 8D 20 ED FD A9 45 20 DA FD 4C 00 03 \*300.30C 0300- A9 8D 20 ED FD A9 45 20 0308- DA FD 4C 00 03 \*0<300.30C M \*0.C 0000- A9 8D 20 ED FD A9 45 20 0008- DA FD 4C 00 03 \*310<8.A M \*310.312 0310- DA FD 4C \*2<7.9 M \*0.C 0000- A9 8D 20 DA FD A9 45 20 0008- DA FD 4C 00 03

The Monitor moves a copy of the data stored in the source range of locations to the destination locations. The values in the source range are left undisturbed. The Monitor remembers the last location in the source range as the last opened location, and the first location in the source range as the next changeable location.

If the destination address of the MOVE command is inside the source range of addresses, then strange things happen: the locations between the beginning of the source range and the destination address are treated as a subrange and the values in this subrange are replicated throughout the source range. Try it.

## Comparing data in memory

You can use the VERIFY command to compare two ranges of memory using the same format you use to move a range of memory from one place to another. In fact, the VERIFY command can be used immediately after a MOVE to make sure that the move was successful.

The VERIFY command, like the MOVE command, needs a range and a destination. The syntax of the VERIFY command is

{destination} < {start} . {end} V

See "Advanced Operations" for an interesting application of this feature. The Monitor compares the values in the source locations with the values in the locations beginning at the destination address. If any values don't match, the Monitor displays the address at which the discrepancy was found and the two values that differ. In the example, you store data values in the range of locations from 0 to \$0D, copy them to locations starting at \$0300 with the MOVE command, and then compare them using the VERIFY command. When you use the VERIFY command after you change the value at location 6 to \$E4, it detects the change.

\*0:D7 F2 E9 F4 F4 E5 EE A0 E2 F9 A0 C3 C4 C5 \*300<0.D M \*300<0.D V \*6:E4 \*300<0.D V 0006-E4 (EE) \*

If the VERIFY command finds a discrepancy, it displays the address of the location in the source range whose value differs from its counterpart in the destination range. If there is no discrepancy, VERIFY displays nothing. The VERIFY command leaves the values in both ranges unchanged. The last opened location is the last location in the source range, and the next changeable location is the first location in the source range, just as in the MOVE command. If the ending address of the range is less than the starting address, the values of only the first locations in the ranges are compared. Like the MOVE command, the VERIFY command does unusual things if the destination address is within the source range; see "Advanced Operations" later in this chapter.

# Monitor register commands

Even though the actual contents of the 65C02's internal registers are changing as you use the Monitor, you can examine the values that the registers contained at the time the Monitor gained control, either because you called it or because the program you are debugging stopped at a break (**BRK**). You can also store new register values that will be used when you execute a program from the Monitor using the GO command, described below.

## **Changing registers**

When you call the Monitor, it stores the contents of the 65C02 registers in memory. The registers are stored in the order A, X, Y, P (processor status register), and S (stack pointer), starting at location \$45. When you give the Monitor a GO command, the Monitor loads the registers from these five locations before it executes the first instruction in your program.

## **Examining registers**

Pressing Control-E and then Return invokes the Monitor's EXAMINE command, which displays the stored register values and sets the location containing the contents of the A register as the next changeable location. After using the EXAMINE command, you can change the values in these locations by typing a colon and then typing the new values separated by spaces. In the following example, you display the registers, change the first two, and then display them again to verify the change.

```
*Control-E

M=00 A=0A X=FF Y=D8 P=B0 S=F8

*:B0 02

*Control-E

M=00 A=B0 X=02 Y=D8 P=B0 S=F8

*
```

In the EXAMINE command's display, M shows the current memory state register contents. The memory state register is location \$44, and its interpretation is given in Appendix E.

# **Miscellaneous Monitor commands**

Monitor commands discussed in this section let you do the following:

- □ change the video display format from normal to inverse and back
- □ assign input and output to various devices
- □ leave the Monitor and return to the currently loaded operating system (DOS 3.3 or ProDOS) or BASIC

The COut subroutine is described in Chapter 3.

## Display inverse and normal

You can control the setting of the inverse-normal mask location used by the COut subroutine from the Monitor so that all the Monitor's output will be in inverse format. The INVERSE command (I) sets the mask so that all subsequent inputs and outputs are displayed in inverse format. To switch the Monitor's output back to normal format, use the NORMAL command (N).

\*0.F 0000- 0A 0B 0C 0D 0E 0F D0 04 0008- C6 01 F0 08 CA D0 F6 A6 \*1 \*0.F 0000- 0A 0B 0C 0D 0E 0F D0 04 0008- C6 01 F0 08 CA D0 F6 A6 \*N \*0.F 0000- 0A 0B 0C 0D 0E 0F D0 04 0008- C6 01 F0 08 CA D0 F6 A6 \*

#### **Back to BASIC**

If you are using one of the Apple disk operating systems (ProDOS or DOS), press Control-Reset or type 3D0G to return to the language you were using, with your program and variables intact.

**Important** If you type 3D0G, make sure that the third character you type is a zero, not a letter O. The letter G is the Monitor's GO command.

If there is no operating system in RAM, use the BASIC command Control-B to leave the Monitor and enter the BASIC interpreter that was active when you entered the Monitor. (Normally this is Applesoft BASIC.) Any program or variables that you previously had in BASIC will be lost. If you want to reenter BASIC with your previous program and variables intact, use the CONTINUE BASIC command (Control-C).

See Appendix D.

Chapter 3 lists the Apple IIc port numbers available.

For more information on the way those commands work, refer to "The Standard I/O Links" in Chapter 3.

## Redirecting input and output

The Control-P command diverts all output normally destined for the screen (port 0) to a device attached to one of the other ports, from 1 to 7. The format of the command is

(port number) Control-P

A Control-P command to port number 0 switches the stream of output characters back to the Apple IIc's video display. However, use Escape Control-Q if the enhanced video firmware is active (solid-block cursor).

Control-K controls the input stream in much the same way that Control-P controls the output stream. The format for the command is

#### (port number) Control-K

Pressing O Control-K directs the Monitor to accept input from the Apple IIc's built-in keyboard.

The Control-P and Control-K commands are the exact equivalents of the BASIC (but not DOS and ProDOS) commands PR# and IN#.

## Hexadecimal arithmetic

You can use the Monitor as a one-byte hexadecimal addition and subtraction calculator. Just type a line in one of these formats followed by Return:

{value} + {value} Return {value} - {value} Return

The Apple IIc performs the arithmetic and displays the result, as shown in these examples.

\*20+13 =33 \*4A-C =3E \*

# Advanced operations

This section describes some ways of using the Monitor commands to speed up your work.

### **Multiple-command lines**

You can put as many Monitor commands on a single line as you like, as long as you separate them with spaces, and the total number of characters in the line is less than 254. Adjacent single-letter commands such as L, S, I, and N need not be separated by spaces.

You can freely intermix all of the commands except the STORE (:) command. Because the Monitor takes all values following a colon and places them in consecutive memory locations, the last value in a STORE must be followed by a letter command before another address is encountered. You can use the NORMAL command as the required letter command in such cases; it usually has no effect and can be used anywhere.

In the following example, you display a range of memory, change it, and display it again, all with one line of commands.

\*300,307 300:18 69 1 N 300.302 0300- 00 00 00 00 00 00 00 00 0300- 18 69 01

If the Monitor encounters a character in the input line that it does not recognize as either a hexadecimal digit or a valid command character, it executes all the commands on the input line up to that character, then stops with a beep and ignores the remainder of the input line.

### **Filling memory**

The MOVE command can be used to replicate a pattern of values throughout a range of memory. To do this, first store the pattern in the first locations in the range

\*300:11 22 33

\*

Remember the number of values in the pattern: in this case, it is three. Use the number to compute addresses for the MOVE command, like this:

#### {start+number} < {start} . {end-number} M

This MOVE command first replicates the pattern at the locations immediately following the original pattern, then replicates that pattern following itself, and so on until it fills the entire range.

\*303<300.32D M \*300.32F 0300- 11 22 33 11 22 33 11 22 0308- 33 11 22 33 11 22 33 11 0310- 22 33 11 22 33 11 22 33 0318- 11 22 33 11 22 33 11 22 0320- 33 11 22 33 11 22 33 11 0328- 22 33 11 22 33 11 22 33 \*

You can use the VERIFY command to check whether a pattern repeats itself through memory. This is especially useful to verify that a given range of memory locations all contain the same value. In this example, to see the VERIFY command detect the discrepancy, you first fill the memory range from \$0300 to \$0320 with 0's and verify it, then change one location and verify again:

```
*300:0
*301<300.31F M
*301<300.31F V
*304:02
*301<300.31F V
0303-00 (02)
0304-02 (00)
*
```

#### Repeating commands

You can create a command line that repeats one or more commands over and over. You do this by beginning the part of the command line that you want to repeat with a letter command, such as N, and ending it with the sequence 34:n, where n is a hexadecimal number that specifies the position in the line of the command where you want to start repeating; for the first character in the line, n=0. The value for n must be followed with a space in order for the loop to work properly. This trick takes advantage of the fact that the Monitor uses an index register to step through the input buffer, starting at location \$0200. Each time the Monitor executes a command, it stores the value of the index at location \$34; when that command is finished, the Monitor reloads the index register with the value at location \$34. By making the last command change the value at location \$34, you change this index so that the Monitor picks up the next command character from an earlier point in the buffer.

The only way to stop a loop like this is to press Control-Reset; that is how this example ends.

\*N 300 302 34:0 N 0300- 11 0302- 33 0300- 11 0302- 33 0300- 11 0302- 33 0300- 11 0302- 33 0300- 11 0302- 33 0300- 11 0302- 33 0300- 11 0302- 33 0300- 11

#### Creating your own commands

The USER command (Control-Y) forces the Monitor to jump to memory location \$03F8. You can put a JMP instruction there that jumps to your own machine-language program. Your program can then examine the Monitor's registers and pointers or the input buffer itself to obtain its data. For example, here is a program that displays everything on the input line after the Control-Y. The program starts at location \$0300; the command line that starts with \$03F8 stores a jump to \$0300 at location \$03F8.

\*300:A4 34 B9 00 02 20 ED FD C8 C9 8D D0 F5 4C 69 FF \*3F8:4C 00 03 \*Control-Y THIS IS A TEST THIS IS A TEST \*

# Machine-language programs

The main reason to program in machine language is to get more speed and sometimes to also save memory space. A program in machine language can run much faster than the same program written in high-level languages such as BASIC or Pascal, but the machine-language version usually takes a lot longer to write. There are other reasons to use machine language: you might want your program to do something that isn't included in your high-level language, or you might just enjoy the challenge of using machine language to work directly on the bits and bytes.

Note: If you have never used machine language before, you'll need to learn the 65C02 instructions listed in Appendix A. To become proficient at programming in machine language, you'll have to spend some time at it, and study one of the books on 65C02 programming listed in the bibliography.

You can get a hexadecimal dump of your program or move it around in memory using the commands described in the previous sections. The Monitor commands in this section are intended specifically for you to use in creating, writing, and debugging machine-language programs.

## Running a program

The Monitor command to start execution of your machinelanguage program is the GO command. When you type an address and press G, the Apple IIc starts executing machine-language instructions starting at the specified location. If you just press G, execution starts at the last opened location. The Monitor treats this program as a subroutine: it should end with an RTS (return from subroutine) instruction to transfer control back to the Monitor.

The Monitor has some special features that make it easier for you to write and debug machine-language programs, but before you get into that, here is a small machine-language program that you can run using only the simple Monitor commands already described. The program in the example merely displays the letters A through Z: you store it starting at location \$0300, examine it to be sure you typed it correctly, then type 3D0G to start it running.

\*300:A9 C1 20 ED FD 18 69 1 C9 DB D0 F6 60 \*300.30C 0300- A9 C1 20 ED FD 18 69 01 0308- C9 DB D0 F6 60 \*300 G ABCDEFGHIJKLMNOPQRSTUVWXYZ

## **Disassembled** programs

Machine-language code in hexadecimal isn't the easiest thing in the world to read and understand. To make this job a little easier, machine-language programs are usually written in assembly language and converted into machine-language code by programs called **assemblers**.

Programs like the Monitor's LIST command are called **disassemblers.** This command displays machine-language code in assembly-language form. Instead of unformatted hexadecimal gibberish, the LIST command displays each instruction on a separate line, with a three-letter instruction name, or mnemonic, and a formatted hexadecimal operand. The LIST command also converts the relative addresses used in branch instructions to absolute addresses.

The Monitor LIST command has the format

{location} L

The LIST command starts at the specified location and displays as much memory as it takes to make up a screenful (20 lines) of instructions, as shown in the following example:

*300 L		
0300-	A9 C1	LDA #\$C1
0302-	20 ED FD	JSR \$FDED
0305-	18	CLC
0306-	69 01	ADC #\$01
0308-	C9 DB	CMP #\$DB
030A-	D0 F6	BNE \$0302
030C-	60	RTS
030D-	00	BRK
030E-	00	BRK
030F-	00	BRK
0310-	00	BRK
0311-	00	BRK
0312-	00	BRK
0313-	00	BRK
0314-	00	BRK
0315-	00	BRK
0316-	00	BRK
0317-	00	BRK
0318-	00	BRK
0319-	00	BRK
- LL		

The first seven lines of this example are the assembly-language form of the program you typed in the previous example. The rest of the lines are BRK instructions only if this part of memory has 0's in it: other values will be disassembled as other instructions.

The Monitor saves the address that you specify in the LIST command, but not as the last opened location used by the other commands. Instead, the Monitor saves this address as the program counter, which it uses only to point to locations within programs. Whenever the Monitor performs a LIST command, it sets the program counter to point to the location immediately following the last location displayed on the screen, so that if you type another LIST command it displays another screenful of instructions, starting where the previous display left off.

# The STEP and TRACE commands

Important

This section applies only to the UniDisk 3.5 and memory expansion versions of the Apple IIc.

STEP and TRACE are Monitor facilities for debugging assemblylanguage programs. The STEP command decodes, displays, and executes one instruction at a time, and the TRACE command steps continuously through a program, stopping when a BRK instruction is executed or Solid Apple is pressed. You can press Open Apple to slow down the trace to one step per second.

Each STEP command causes the Monitor to execute the instruction in memory pointed to by the program counter. The instruction is displayed in its disassembled form, then executed. The contents of the 65C02's internal registers are displayed after the instruction is executed. After execution, the program counter is incremented to point to the next instruction in the program.

Here is an example of the STEP command, using the following program:

\$0300:	LDX	#02
\$0302:	LDA	\$00,X
\$0304:	STA	\$10,X
\$0306:	DEX	
\$0307:	STA	\$C030
\$030A:	BPL	\$0302
\$030C:	BRK	

To step through this program, first call the Monitor by typing CALL -151 and pressing Return, and then from the Monitor type 300S (to start the STEP routine at address \$0300). Type S to advance each additional step through the program. The Monitor keeps the program counter and the last opened address separate from one another, so you can examine or change the contents of memory while you are stepping through your program. Here's what happens when you step through the program above, examining the contents of location \$0012 after the third step. Note that in this example, what you type appears just after the \* prompt, and the information on the next two lines—that begin without the \* prompt—is what the computer displays on the screen in response.

\*300S 0300-A2 02 LDX #02 M=CA A=OA X=O2 Y=D8 P=30 S=F8 \*S 0302-B5 00 LDA \$00,X M=CA A=OC X=O2 Y=D8 P=30 S=F8 \*S 0304-95 10 STA \$10,X M=CA A=OC X=O2 Y=D8 P=30 S=F8 \*12 0012- OC \*S 0306- CA DEX M=CA A=OC X=01 Y=D8 P=30 S=F8 \*S 0307-8D 30 CO STA \$C030 M=CA A=0C X=01 Y=D8 P=30 S=F8 \*S 030A-10 F6 BPL \$0302 M=CA A=OC X=01 Y=D8 P=30 S=F8 \*S 0302-B5 00 LDA \$00,X M=CA A=0B X=01 Y=D8 P=30 S=F8 \*5 0304- 95 10 STA \$10.X M=CA A=OB X=O1 Y=D8 P=30 S=F8

The TRACE command is a continuous version of the STEP command; it stops stepping through the program only when you press Solid Apple, or when it encounters a BRK instruction in the program. Press Open Apple to slow the trace to one step per second.

Important	Keep the following cautions in mind when using the	STEP and
	TRACE Monitor commands:	

- If the program ends with an RTS instruction, the TRACE routine will continue to run indefinitely until stopped with Solid Apple.
- You can't step or trace through routines that use the same zero page locations as the Monitor.

# The Mini-Assembler

#### Important

This section applies only to the UniDisk 3.5 and memory expansion versions of the Apple IIc.

Without an assembler, you have to write your machine-language program, take the hexadecimal values for the opcodes and operands, and store them in memory using the Monitor commands described earlier in this chapter.

The Mini-Assembler lets you enter machine-language programs directly from the keyboard of your Apple. ASCII characters can be entered in Mini-Assembler programs, exactly as you enter them in the Monitor.

Note that the Mini-Assembler doesn't accept labels; you must use actual values and addresses.

### Starting the Mini-Assembler

To start the Mini-Assembler, first invoke the Monitor by typing CALL -151 and pressing Return, and then from the Monitor, type ! followed by Return. The Monitor prompt character then changes from \* to !.

When you finish using the Mini-Assembler, press Return from a blank line to return to the Monitor.

To enter code into memory, type the address, a colon, and the instruction. For example, after entering the Mini-Assembler, you could type

!300:STA C030

You can enter a series of instructions by typing a space, followed by the instruction, followed by Return:

```
!300:STA C030
! LDA #A0
! INX
```

Each succeeding instruction is placed in the next available memory location. As you type in instructions, each is replaced by the starting address of the instruction, the hexadecimal value(s) of the instruction, followed by mnemonics describing the instruction. For example, the sequence of instructions given above would produce the following on your screen:

0300-	8D	30	C0	STA	\$C030
0303-	A9	A0		LDA	#\$A0
0305-	E8			INX	

When you're ready to execute your program, press Return to leave the Mini-Assembler and return to the Monitor. Monitor commands can't be executed directly from the Mini-Assembler.

## Using the Mini-Assembler

The Mini-Assembler saves one address, that of the program counter. Before you start to type a program, you must set the program counter to point to the location where you want the Mini-Assembler to store your program. Do this by typing the address followed by a colon.

After the colon, type the mnemonic for the first instruction in your program, followed by a space and the operand of the instruction. Now press Return. The Mini-Assembler converts the line you typed into hexadecimal, stores it in memory beginning at the location of the program counter, and then disassembles it again and displays the disassembled line. It then displays a prompt on the next line.

Now the Mini-Assembler is ready to accept the second instruction in your program. To tell it that you want the next instruction to follow the first, don't type an address or a colon: just type a space and the next instruction's mnemonic and operand, then press Return. The Mini-Assembler assembles that line and waits for another. If the line you type has an error in it, the Mini-Assembler beeps loudly and displays a caret (^) under or near the offending character in the input line. Most common errors are the result of typographical mistakes: misspelled mnemonics, missing parentheses, and so forth. The Mini-Assembler also rejects the input line if you forget the space before or after a mnemonic or include an extraneous character in a hexadecimal value or address. If the destination address of a branch instruction is out of the range of the branch (more than 127 locations distant from the address of the instruction), the Mini-Assembler flags this as an error.

Dollar signs: In this manual, dollar signs (\$) in addresses signify that the addresses are in hexadecimal notation. The dollar signs are ignored by the Mini-Assembler and can be omitted in programs.

!300:1	LDX #02			
0300-	A2 02		LDX	#\$02
! LDA	\$00,X			
0302-	B5 00		LDA	\$00,X
! STA	\$10,X			
0304	95 10		STA	\$10,X
! DEX				
0306-	CA		DEX	
! STA	\$C030			
0307-	8D 30	C0	STA	\$C030
! BPL	\$0302			
030A-	10 F6		BPL	\$0302
! BRK				
030C-	00		BRK	
!				

To leave the Mini-Assembler and reenter the Monitor, press Return at a blank line.

Your assembly-language program is now stored in memory. You can display it with the LIST command:

*300L					
0300-	A2	02		LDX	#\$02
0302-	B5	00		LDA	\$00,X
0304-	95	10		STA	\$10,X
0306-	CA			DEX	
0307-	8D	30	CO	STA	\$C030
030A-	10	F6		BPL	\$0302
030C-	00			BRK	
030D-	00			BRK	
030E-	00			BRK	
030F-	00			BRK	
0310-	00			BRK	

0311-	00	BRK
0312-	00	BRK
0313-	00	BRK
0314-	00	BRK
0316-	00	BRK
0316-	00	BRK
0317-	00	BRK
0318-	00	BRK
0319-	00	BRK
*		

#### Mini-Assembler instruction formats

The Apple IIc Mini-Assembler recognizes 66 mnemonics and 15 addressing formats. The mnemonics are standard, as used in the *Synertek Programming Manual* (Apple part number A2L0003), but the addressing formats are somewhat different, as shown in Table 10-1.

An address consists of one or more hexadecimal digits. The Mini-Assembler interprets addresses the same way the Monitor does: if an address has fewer than four digits, the Mini-Assembler adds leading 0's; if the address has more than four digits, then it uses only the last four.

There is no syntactical distinction between the absolute and zeropage addressing modes. If you give an instruction to the Mini-Assembler that can be used in both absolute and zero-page mode, the Mini-Assembler assembles that instruction in absolute mode if the operand for that instruction is greater than \$FF, and it assembles it in zero-page mode if the operand is less than \$0100.

Instructions in accumulator mode and implied addressing mode need no operands.

Branch instructions, which use the relative addressing mode, require the target address of the branch. The Mini-Assembler calculates the relative distance to use in the instruction automatically. If the target address is more than 127 locations distant from the instruction, the Mini-Assembler sounds a bell (beep), displays a caret (^) under the target address, and does not assemble the line.

If you give the Mini-Assembler the mnemonic for an instruction and an operand, and the addressing mode of the operand cannot be used with the instruction you entered, then the Mini-Assembler will not accept the line.

#### Table 10-1

Mini-Assembler address formats

Addressing mode	Format	
Accumulator	•	
Implied	•	
Immediate	#\${value}	
Absolute	\${address}	
Zero page	\${address}	
Indexed zero page	\${address},X \${address},Y	
Indexed absolute	\${address},X \${address},Y	
Relative	\${address}	
Indexed indirect	(\${address},X)	
Indirect indexed	(\${address},Y)	
Absolute indirect	(\${address})	

These instructions have no operands.

# Summary of Monitor commands

Here is a summary of the Monitor commands, showing the syntax diagram for each one.

# **Examining memory**

{adrs}Return	Displays the value contained in one location.
{adrs1}.{adrs2}Return	Displays the values contained in all locations between { <i>adrs1</i> } and { <i>adrs2</i> }
Return	Displays the values in up to eight locations following the last opened location.
{adrs}L	Lists disassembled code starting at { <i>adrs</i> } and continuing until the screen is full.

# Changing the contents of memory

{adrs}:{val}{val}	STORE command. Stores the values in consecutive memory locations starting at { <i>adrs</i> }.
:{val}{val}	Stores values in memory starting at the next changeable location.

# Moving and comparing

{dest}<{start}.{end}M	MOVE command. Copies the values in the range { <i>start</i> }.[ <i>end</i> } into the range beginning at { <i>dest</i> }.
{dest}<{start}.{end}V	VERIFY command. Compares the values in the range { <i>start</i> }.{ <i>end</i> } to those in the range beginning at { <i>dest</i> }.

#### The Register command


Control-E	EXAMINE command. Displays the
	locations where the contents of the
	65C02's registers are stored and opens
	them for changing.

#### Miscellaneous Monitor commands INVERSE command. Sets inverse display Ι mode. NORMAL command. Sets normal display N mode. Control-B BASIC command. Enters the language currently active (normally Applesoft). Control-C CONTINUE BASIC command. Returns to the language currently active (normally Applesoft). $\{val\}+\{val\}$ Adds the two values and prints the hexadecimal result. Subtracts the second value from the first $\{val\}-\{val\}$ and prints the result. {port}Control-P Redirects output to the device connected to port number {port}. If {port}=0, sends output to the video display. Use only when the enhanced video firmware is not active (checkerboard cursor). Redirects output to video display when Escape Control-Q enhanced video firmware is active (solid block cursor). {port}Control-K Takes input from the device connected to port number {port}. If {port}=0, accepts input from the keyboard. Control-Y USER command. Jumps to the machine-language subroutine at location \$03F8.

# Running and listing programs

{adrs}GTransfers control to the machine-<br/>language program beginning at {adrs}.{adrs}LDisassembles and displays 20 instructions<br/>starting at {adrs}. Subsequent L's display

20 more instructions each.



# Hardware Implementation

Most of this manual describes functions—what the Apple IIc does. This chapter, on the other hand, describes objects—the pieces of hardware the Apple IIc uses to carry out its functions. If you are designing a device to connect to the Apple IIc back panel, or if you just want to know more about how the Apple IIc is built, you should study this chapter.

# **Environmental specifications**

The Apple IIc is quite sturdy when used in the way it was intended: as a transportable computer, made for use in an indoor environment. You can carry it by its handle from room to room, but for longer trips you should use its carrying case or some other protective container (such as an attaché case). Table 11-1 defines the conditions under which the Apple IIc is designed to function properly.

You should treat the Apple IIc with the same kind of care as any other electrical appliance; protect it from physical abuse, and be careful not to bump it against furniture when you move it around. Put it in an attache case or other protective covering if you carry it outside. You should also protect the mechanical keyboard and the electrical connectors inside the case from spilled liquids, particularly those with dissolved contaminants, such as soups, fruit juices, and carbonated soft drinks.

In normal operation (with the handle locked in its down position), enough air flows through the openings in the case to keep the insides from getting too hot. If you do overheat your Apple IIc—for example, by blocking the upper or lower ventilation openings—the first symptom will be erratic operation, such as unexpectedly changed data. (The memory devices in the Apple IIc are especially sensitive to heat.) Letting the machine cool down by turning it off for a while and unblocking the vents before using it again will bring it back to normal operation. The only exception to this is if you have gotten your Apple IIc *too* hot and physically damaged some internal component.

Disks are another heat-sensitive element of the system. If the builtin drive becomes too hot, a disk within can warp or even melt. A melted or warped disk can't be used again.

# Table 11-1 Environmental specifications

Operating	10° to 40° C
temperature	(50° to 104° F)
Relative	20% to 95%
humidity	

# **Power requirements**

The electrical power used by the Apple IIc—and everything that draws power from it—is limited by the capacities of the computer's power supply and internal voltage converter. This section describes these limits for the USA external power supply. Appendix G describes them for models built for other countries. The internal voltage converter is the same on all models.

#### The external power supply

If you purchased your Apple IIc outside the USA, consult Appendix G for external power supply characteristics.

The external power supply operates on normal household AC power and provides DC power to the Apple IIc internal converter. The basic specifications of the external power supply are listed in Table 11-2. The Apple IIc external power supply's cord must be plugged into a three-wire 115-volt (nominal) outlet. A two-wire outlet is not properly grounded—using it will damage the external power supply and perhaps the Apple IIc as well. The line voltage must be in the range given in Table 11-2.

Warning

Important safety instructions: This product is equipped with a three-wire grounding-type plug—a plug having a third (grounding) pin. This plug will only fit into a grounding-type AC outlet. This is a safety feature.


If you are unable to insert the plug into the outlet, contact a licensed electrician to replace the outlet and, if necessary, install a grounding conductor.

Do not defeat the purpose of the grounding-type plug.

#### Table 11-2

Power supply specifications

Line voltage	105 to 129 VAC, 60 Hz
Maximum power consumption	25 W
Supply voltage	+15 VDC (nominal)
Supply current	1.2 A (nominal)



Not connected
Signal ground
Shield ground
+15 VDC
Not connected

#### Figure 11-1

#### The external power connector

The external power supply is attached to the internal converter by means of a 7-pin DIN connector. The connector pins are identified in Figure 11-1 and Table 11-3.

#### Table 11-3

External power connector signals

Pin	Signal	Description
1, 7		Not connected
2, 3	Ground	Common electrical ground
4	Chassis	Chassis ground
5, 6	+15V	+15-volt DC input to converter

### The internal converter

The internal converter in the Apple IIc operates with a supply voltage from 9 to 20 volts DC as provided by the external power supply or its equivalent. The internal converter provides enough low-voltage electrical power for the built-in electronics plus an external disk drive attached via the 19-pin connector. The basic specifications of the internal converter are listed in Table 11-4. Minus 5 volts is derived from the -12 volts (nominal) provided by the voltage converter.

#### Table 11-4

Internal converter specifications

Contraction of the state of the				
Input voltage	+9 to 20 VDC			
Maximum power consumption	25 W			
Supply voltages	+5V ±5% +12V ±10% –12V ±10%			
Maximum supply currents	+5V: 1.5 A +12V: 0.6 A continuous 0.9 A intermittent 1.5 A surge (for < 100 ms) -12V: 100 mA (-5V: 50 mA)			
Maximum case temperature	60° C (140° F)			

The Apple IIc uses a switching-type internal voltage converter as a power supply. It is small and lightweight, and it generates less heat than other types of voltage converters.

The voltage converter works by using the DC voltage input to power a variable-frequency oscillator. The oscillator drives a small transformer with several separate windings to produce the different voltages required. A circuit compares the voltage of the +5-volt supply with a reference voltage and feeds an error signal back to the oscillator circuit. The oscillator circuit uses the error signal to control the duty cycle of its oscillation and keep the output voltages in their normal ranges.

The converter includes circuitry to protect itself and the other electronic parts of the Apple IIc by limiting all three output voltages whenever it detects one of the following malfunctions:

□ any supply voltage short-circuited to ground

□ any output voltage outside the normal range

Whenever one of these malfunctions occurs, the protection circuit varies the duty cycle of the oscillator, and all the output voltages drop to 0 if they cannot be brought back into their normal range.

# Apple IIc overall block diagram

Figure 11-2 is an overall block diagram of the Apple IIc. The following sections contain more detailed diagrams of the major parts of the machine. A full set of schematic diagrams of the Apple IIc appears later in this chapter.




Figure 11-2 Apple IIc block diagram

CMOS (complementary metaloxide semiconductor) is a way of making integrated circuits that require less power to operate than other technologies such as NMOS (negative-doped metal-oxide semiconductor), used by the 6502.

These instructions are described in Appendix A.

# The 65C02 microprocessor


The Apple IIc uses a **CMOS** 6502 (designated as 65C02) microprocessor as its central processing unit (CPU). The 65C02 in the Apple IIc runs at a clock rate of 1.023 MHz and performs up to 500,000 8-bit operations per second.

Note: The clock rate is not a very good criterion for comparing different types of microprocessors. The 65C02 has a simpler instruction cycle than most other microprocessors and it uses instruction pipelining for faster processing. The speed of the 65C02 with a 1-MHz clock is equivalent to many other types of microprocessors with clock rates up to 5 MHz.

In addition to requiring less power than earlier NMOS 6502 processors, the 65C02 in the Apple IIc has 27 new instructions. However, programs that use these additional instructions are not backward compatible with other Apple II series computers that are not equipped with a CMOS 6502.

### 65C02 block diagram

Figure 11-3 is a block diagram of the 65C02 microprocessor. Table 11-5 contains the general specifications of this chip. The 65C02 has a 16-bit address bus, giving it an address space of 64K bytes. The Apple IIc uses special techniques to address a total of more than 64K (see Chapter 2).






 Table 11-5
 65C02 microprocessor specifications

Туре	65C02
Register complement	<ul> <li>8-bit accumulator (A)</li> <li>8-bit index registers (X,Y)</li> <li>8-bit stack pointer (S)</li> <li>8-bit processor status (P)</li> <li>16-bit program counter (PC)</li> </ul>
Data bus	8 bits wide
Address bus	16 bits wide
Address range	65,536 (64K)
Interrupts	IRQ (maskable) NMI (nonmaskable) BRK (programmed)
Operating voltage	+5V (±5%)
Power dissipation	5 mW (at 1 MHz)

### 65C02 timing

The Apple IIc's operation is controlled by a set of synchronous timing signals, sometimes called *clock signals*. The Apple IIc uses a 14.318-MHz master timing signal, called *14M*, to produce all the other timing signals. These timing signals perform two major tasks: controlling the computing functions, and generating the video display. The timing signals directly involved with the 65C02's operation are described in this section. Other timing signals are described later in this chapter.

The relationships of the main 65C02 timing signals are diagrammed in Figure 11-4, and the signals are listed in Table 11-6. The 65C02 clock signals are ø1 and ø0, complementary signals at a frequency of 1.0227 MHz. The Apple IIc signal ø0 is similar to the signal ø2 in Appendix A (it isn't identical—it's a tiny bit early).




Figure 11-4 65C02 timing signals

#### Table 11-6

65C02	timing	signal	descriptio	ons
-------	--------	--------	------------	-----

Signal	Description	
14M	Master oscillator, 14.318 MHz; also 80-column dot clock	
VID7M	Intermediate timing signal and 40-column dot clock	
Q3	Intermediate timing signal, 2.045 MHz with asymmetrical duty cycle	
ø0	Phase 0 of 65C02 clock, 1.0227 MHz; complement of ø1	
ø1	Phase 1 of 65C02 clock, 1.0227 MHz; complement of Ø	

The 65C02's operations are related to the clock signals in a simple way: internal during Ø1, external during Ø0. The 65C02 puts an address on the address bus during Ø1. This address is valid not later than 110 nanoseconds after Ø1 goes high and remains valid through all of Ø0. The 65C02 reads or writes data during Ø0. If the 65C02 is writing, the read/write signal is low during Ø0 and the 65C02 puts data on the data bus. The data are valid not later than 75 nanoseconds after Ø0 goes high. If the 65C02 is reading, the read/write signal remains high. Data on the data bus must be valid no later than 50 nanoseconds before the end of Ø0.

More information about the 65C02 and its instruction set is in Appendix A.

# The custom integrated circuits

Most of the circuitry that controls memory and I/O addressing in the Apple IIc is in five custom integrated circuits:

- □ the memory management unit (MMU)
- □ the input-output unit (IOU)
- □ the timing generator (TMG)
- □ the general logic unit (GLU)
- the disk controller unit, also known as the Integrated Woz Machine (IWM)

The soft switches that control the various I/O and addressing modes of the Apple IIc are addressable flags inside the MMU, IOU, and GLU. The functions of the MMU and IOU are not as independent as their names suggest; working together, they generate all the addressing signals. For example, the MMU generates the RAM address signals for the CPU, while the IOU generates similar RAM address signals for the video display and most I/O hardware addresses.

# The memory management unit (MMU)

The circuitry inside the MMU implements these soft switches:

- □ Page 2 display (Page2) (described in Chapter 5)
- □ high-resolution mode (HiRes) (Chapter 5)
- □ store to 80-column display (80Store) (Chapter 5)
- □ select bank 2 (Bank2) (Chapter 2)

- □ enable bank-switched RAM (EnlCRAM) (Chapter 2)
- □ read auxiliary memory (RAMRd) (Chapter 2)
- □ write auxiliary memory (RAMWrt) (Chapter 2)
- □ auxiliary stack and zero page (AltZP) (Chapter 2)
- reset mouse Y interrupt (RstYInt) (Chapter 9)
- □ reset mouse X interrupt (RstXInt) (Chapter 9)

These switches are available on MMU pin 21, which is connected to bit 7 on the data bus. Figure 11-5 shows the MMU pinouts; Table 11-7 describes the signals.

A signal name followed by an asterisk is active low-that is, it is Important true when the signal is at a TTL high (+5V) level.

> The 64K dynamic RAMs used in the Apple IIc use a multiplexed address, as described later in this chapter. The MMU generates this multiplexed address for memory reading and writing by the 65C02 CPU.

#### Table 11-7

MMU signal descriptions

				Pin	Signal	Description
		7		1	GND	Power and signal common
GND	1	40	A1	2	A0	65C02 address input
A0 ø0	2	39 38	A2 A3	3	ø0	Clock phase 0 input
Q3	4	37	A3 A4	4	Q3	Timing signal input
PRAS*	5	36	A5	5	PRAS*	Memory row-address strobe
RA0	6	35	A6	6-13	RAO-RA7	Multiplexed address output
RA1	7	34	A7	14	R/W*	65C02 read-write control signal
RA2	8	33	A8			
RA3	9	32	A9	15	INH*	Inhibits main memory (tied to +5V)
RA4	10	31	A10	16	C06X*	Causes \$C06x outputs to go to 0 during ø0
RA5	11	30	A11	17	EN80*	Enables auxiliary RAM
RA6	12	29	A12	18	KBD*	Enables keyboard data bits 0-6
RA7	13	28	A13	19	ROMEN2*	Enables ROM (tied to ROMEN1*)
R/W*	14	27	A14	20	ROMEN1*	Enables ROM (tied to ROMEN2*)
INH*	15	26	A15		MD7	State of MMU flags on data bus bit 7
C06X*	16	25	+5V	21		
EN80*	17	24	SELIO*	22	C07X	Causes \$C07x outputs to go to 0 during ø0
KBD*	18	23	CASEN* C07X*	23	CASEN*	Enables main RAM
ROMEN2*	19 20	22 21	MD7	24	SELIO*	Goes to 0 during ø0 for any access to
ROMEN1*	20	21	MU7			\$C0 page except \$C08x, Bx, Cx, or Fx
	-			25	+5V	Power
Figure 11 MMU pine				26-40	A15-A1	65C02 address input

# The input/output unit (IOU)

Input/output unit (IOU) implements the following soft switches, all described in Chapters 2 and 3:

- Page 2 display (Page2)
- □ high-resolution mode (HiRes)
- □ text mode (TEXT)
- □ mixed mode (MIXED)
- B0-column display (80Col)
- character-set select (AltChar)
- □ any-key-down (AKD)
- □ mouse movement (X0, Y0)
- vertical blanking interrupt (VBIInt)

These switches are available on IOU pin 9, which is connected to bit 7 on the data bus. Figure 11-6 shows the IOU pinouts; Table 11-8 describes the signals.

The 64K dynamic RAMs used in the Apple IIc require a multiplexed address, as described later in this chapter. The IOU generates this multiplexed address during clock phase 1 for the data transfers required for display and memory refresh. The way this address is generated is described under "The Video Counters" in this chapter.

Table 11-8

IOU signal descriptions

Pin	Signal	Description		
1	GND	Power and signal common		
2	GR	Graphics mode enable		
3	SEGA	In text mode, works with VC (see pin 5) and SEGB to determine character row address		
4	SEGB	In text mode, works with VC (see pin 5) and SEGA; in graphics mode, selects high resolution when low, low resolution when high		
5 VC		Displays vertical counter bit: in text mode, SEGA, SEGB, and VC determine which of the eight rows of a character's dot pattern to display; in low resolution, selects upper or lower block defined by a byte		

GND 40 HO 1 GR 2 39 SYNC\* 3 WNDW\* SEGA 38 4 37 CLRGAT\* SEGB 5 36 RA10\* VC 80COL\* 6 35 RA9\* CASSO 7 34 VIDD6 8 33 VIDD7 SPKR KSTRB 9 32 MD7 10 31 AKD YMOVE 30 IOUSELIC (N.C.) 11 (N.C.) 12 29 A6 28 +5VPDL0/XMOVE 13 R/W\* 14 27 Q3 RESET\* 15 26 ø0 25 PRAS\* IRQ\* 16 RA0 17 24 RA7 18 23 RA6 RA1 19 22 RA5 RA2 20 21 RA4 RA3

Figure 11-6 IOU pinouts

Pin	Signal	Description	
6	80COL*	80-column video enable	
7	CASSO	Reserved	
8	SPKR	Speaker output signal	
9	MD7	Internal IOU flags for data bus (bit 7)	
10	YMOVE	Detects mouse movement along Y axis	
11	N.C.	Not used	
12	N.C.	Not used	
13	PDL0/XMOVE	Detects mouse movement along X axis	
14	R/W*	65C02 read-write control signal	
15	RESET*	Power on and reset output	
16	IRQ*	Maskable interrupt line to 65C02	
17-24	RAO-RA7	Video refresh multiplexed RAM address (phase 1)	
25	PRAS*	Row-address strobe (phase 0)	
26	ø0	Master clock phase 0	
27	Q3	Intermediate timing signal	
28	+5V	Power	
29	A6	Address bit 6 from 65C02	
30	IOUSELIO*	Derived from the SELIO <sup>•</sup> output for MMU pin 24	
31	AKD	Any-key-down signal	
32	KSTRB	Keyboard strobe signal	
33,34	VIDD7,VIDD6	Video display data bits	
35,36	RA9*,RA10*	Video display control bits	
37	CLRGAT*	Color-burst gate (enable)	
38	WNDW*	Displays blanking signal	
39	SYNC*	Displays synchronization signal	
40	но	Displays horizontal timing signal (low bit of character counter)	

# Table 11-8 (continued)IOU signal descriptions

14M	1	$\bigcirc$	20	+5V
7M	2		19	PRAS*
CREF	3		18	(N.C.)
HO	4		17	PCAS*
VIDD7	5		16	Q3
SEGB	6		15	ø0
TEXT	7		14	ø1
CASEN*	8		13	VID7M
80COL*	9		12	LDPS*
GND	10		11	TMGEN*

Figure 11-7 TMG pinouts

# The timing generator (TMG)

A custom timing generator chip (TMG) generates several timing and control signals in the Apple IIc. The TMG pinouts are shown in Figure 11-7; the signals are listed in Table 11-9.

Table 11-9

TMG signal descriptions

Pin	Signal	Description
1	14M	14.318-MHz master timing signal input
2	7M	7.159-MHz timing signal
3	CREF	3.5795-MHz color reference timing signal
4	HO	Horizontal video timing signal
5	VIDD7	Video data bit 7
6	SEGB	Video timing signal
7	TEXT	Video display text-modes enable
8	CASEN*	RAM enable (CAS enable)
9	80COL*	Enables 80-column display mode
10	GND	Power and signal common
11	TMGEN*	Enables master timing
12	LDPS*	Video shift-register load enable
13	VID7M	Video dot clock enable, 7 MHz or continuous 0
14	ø1	Phase 1 system clock
15	ø0	Phase 0 system clock
16	Q3	Intermediate timing and strobe signal
17	PCAS*	RAM column-address strobe
18	N.C.	Reserved for testing
19	PRAS*	RAM row-address strobe
20	+5V	Power

### The general logic unit (GLU)

The general logic unit is a single chip that contains the miscellaneous logic required for the system. It provides

- □ all RAM read/write timing
- □ double high-resolution enable/disable
- □ soft-switch status registers
- □ write command registers
- □ IOU control for mouse interrupts
- □ double high-resolution soft switches

3			-	
14M	1	$\bigcirc$	24	+5V
A0	2		23	SER*
A3	3		22	IOUHOLE
A4	4		21	DISK*
A5	5		20	7M
A6	6		19	CREF
A7	7		18	(N.C.)
ø0	8		17	(N.C.)
SELIO*	9		16	TEXT
GR	10		15	R/W*
RESET*	11		14	MD7
GND	12		13	GLUEN*

Figure 11-8 GLU pinouts

The GLU's pin assignments are shown in Figure 11-8 and its signals are listed in Table 11-10.

#### Table 11-10 GLU signal descriptions

Pin	Signal	Description	
1	14M	Master clock (14.318 MHz)	
2,3–7	A0,A3-A7	Address lines to select least significant byte of addresses on C0 page	
8	ø0	Phase 0 of 1.0227-MHz processor sync clock	
9	SELIO*	Device select for selecting most significant byte of the address	
10	GR	Graphics mode select line	
11	<b>RESET*</b>	Master reset for system; resets GLU	
12	GND	Ground reference and negative supply	
13	GLUEN*	Enables GLU	
14	MD7	Indicates status of MMU flags on data bus bit 7	
15	R/W*	Read/write qualifier input from processor	
16	TEXT	Signal used to generate video timing in double high-resolution or not-graphics	
17,18	N.C.	Not used	
19	CREF	Color reference signal	
20	7M	7-MHz clock output	
21	DISK*	Disk controller device select output	
22	IOUHOLE	Controls IOUSELIO	
23	SER*	Serial controller device select output	
24	+5V	+5 volt supply	

# The disk controller unit (IWM)

The IWM (for Integrated Woz Machine) is a disk controller that includes, on a single chip, all the capabilities of the disk controller card originally designed by Steve Wozniak in 1977.

For further information on GCR, refer to "Disk I/O." Right after reset, the IWM is an integrated GCR (group code recording) disk drive controller. It also has a status register, mode register, and multiple operating modes. It provides both synchronous and asynchronous modes, and a fast mode with a data rate twice that of normal disk I/O speeds. Figure 11-9 shows the IWM pin assignments; Table 11-11 describes the IWM signals.

Table 11-11IWM signal descriptions

nase 0, one of four e motor phase
hase 2.
e bit selected
one of the eight be updated.
g edge of n on A1 to A3. Q3 or DISK* ita.
ach 1-bit causes a
nable buffered
directional data
egative supply.
e bidirectional

www.signal descriptions			
Pin	Signal	Description	
20	DR1*	Drive 1 select.	
21	WRPROT	Write-protect input; this can be polled via bit 7 of the status register.	
22	RDDATA	Serial data input line. The IWM synchronizes the falling transition of each pulse.	
23	RESET*	IWM reset: places all IWM outputs in their inactive state and sets all state and mode register bits to 0.	
24	7M	7-MHz clock input.	
25	Q3	A 2.0-MHz clock input used to qualify the timing of the serial data being written or read.	
26	+5V	The +5 volt supply.	
27	SEEKPH3	Stepper motor control phase 3.	
28	SEEKPH1	Stepper motor control phase 1.	


# Table 11-11 (continued)IWM signal descriptions

# Memory addressing

The 65C02 microprocessor can directly address 65,536 locations. The Apple IIc uses this entire address space, and then some: some areas in memory are used for more than one function. The following sections describe the memory devices used in the Apple IIc and the way they are addressed. Input and output also use portions of the memory address space; refer to Chapter 2 for information.

Figure 11-10 illustrates the Apple IIc's overall memory bus organization and memory selection signals.

Note: Some Apple IIc's have ROMs with 27xx designations, some have 23xx. They are functionally equivalent.



+5V 1 28 +5VA12 2 27 (N.C.) 3 26 A13 A7 A6 4 25 **A8** 5 A5 24 A9 A4 6 23 A11 A3 7 22 OE\* 8 A2 21 A10 9 20 CE\* A1 10 A0 19 D7 D0 11 18 D6 12 17 D5 D1 D2 13 D4 16 14 15 D3 GND

23128 ROM pinouts (in type

23256 ROM, pin #27 is A14)

Figure 11-11

Memory bus organization

# **ROM** addressing

In the Apple IIc the following programs are permanently stored in a type 23128 16K-by-8-bit ROM (Figure 11-11):

- Applesoft editor and interpreter
- Monitor
- □ enhanced video firmware

**UniDisk 3.5** The version of the Apple IIc that supports the UniDisk 3.5 uses a 23256 32K-by-8-bit ROM. It needs the extra space for the Protocol Converter, Mini-Assembler, and other added functions that it supports.

Memory expansion

The Apple IIc that supports the memory expansion card also uses the 23256 ROM IC.

The ROM is enabled by two signals called *ROMEN1* and *ROMEN2*. (In the Apple IIc, ROMEN1 and ROMEN2 are electrically connected.) The segment of the ROM enabled by ROMEN1 occupies the memory address space from \$C100 through \$DFFF. The address space from \$C300 through \$C3FF and much of \$C800 through \$CFFF contains the enhanced video firmware.

These ROM address allocations are approximately true (some space sharing takes place):

- □ ROM addresses \$C000 through \$C0FF are never available.
- ROM addresses \$C100 and \$C200 are entry points to firmware for serial ports 1 and 2, respectively.
- ROM address \$C400 is the entry point to mouse interface support.
- □ ROM addresses \$C500 through \$C5FF are reserved.
- ROM address \$C600 is the entry point to firmware for the built-in and external disk drives. The built-in drive is considered slot 6 drive 1 or its equivalent. The external drive is considered slot 6 drive 2.
- ROM addresses starting at \$C700 support (from the Monitor) the external drive as if it were slot 7 drive 1, for external-drive startup only.
- □ Addresses \$D000 through \$F7FF contain the Applesoft BASIC interpreter; addresses \$F800 through \$FFFF contain the Monitor firmware.

The Apple IIc that supports the memory expansion card has a ROM map that is different from that given for the original and UniDisk 3.5 IIc. The memory expansion ROM map is provided in Appendix I.

The other ROMs in the Apple IIc are a type 2316 ROM (Figure 11-12) used for the keyboard character decoder, and a type 2364 ROM (Figure 11-13) used for character sets for the video display. This 2364 ROM is rather large because it includes a section of straight-through bit-mapping for the graphics modes. This way, graphics display video can pass through the same circuits as text without additional switching circuitry.

KA7	1	$\bigcirc$	24	+5V
KA6	2		23	KA8
KA5	3		22	CAPS
KA4	4		21	+5V
KA3	5		20	KBD*
KA2	6		19	LANGSW
KA1	7		18	GND
KA0	8		17	(N.C.)
D0	9		16	D6
D1	10		15	D5
D2	11		14	D4
GND	12		13	D3

Figure	911-1	2
2316	ROM	pinouts

			1
+5V	1	28	+5V
A12	2	27	+5V
A7	3	26	+5V
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	GND
A2	8	21	A10
A1	9	20	WNDW*
A0	10	19	07
00	11	18	06
01	12	17	O5
02	13	16	04
GND	14	15	O3
			1

Figure 11-13 2364 pinouts

Memory expansion

# **RAM** addressing

The RAM (programmable) memory in the Apple IIc is used both for program and data storage and for the video display. The areas in RAM that are used for the display are accessed both by the 65C02 microprocessor and by the video display circuits. In some computers, this dual access results in addressing conflicts (cycle stealing) that can cause temporary dropouts in the video display. This problem does not occur in the Apple IIc, thanks to the way the microprocessor and the video circuits share the memory.

The memory circuits in the Apple IIc take advantage of the twophase system clock to interleave the microprocessor memory accesses and the display memory accesses so that they never interfere with each other. The microprocessor reads or writes to RAM only during ø0, and the display circuits read data only during ø1.

#### **Dynamic RAM refreshment**

The image on a video display is not permanent; it fades rapidly and must be refreshed periodically. To refresh the video display, the Apple IIc reads the data in the active display page and sends them to the display. To prevent visible flicker in the display, and to conform to standard practice for broadcast video, the Apple IIc refreshes the display 60 times per second.

The dynamic RAM devices used in the Apple IIc also need a kind of refreshment, because the data are stored in the form of electric charges that diminish with time and must be replenished. The Apple IIc is designed so that refreshing the display also refreshes the dynamic RAMs. The next few paragraphs explain how this is done.

The job of refreshing the dynamic RAM devices is minimized by the structure of the devices themselves. The individual data cells in each RAM device are arranged in a rectangular array of rows and columns. When the device is addressed, the part of the address that specifies a row is presented first, followed by the address of the column. Splitting information into parts that follow each other in time is called *multiplexing*. Because only half of the address is needed at one time, multiplexing the address reduces the number of pins needed for connecting the RAMs (Figure 11-14).

	-		-	1
+5V	1	$\cup$	16	GND
MDx	2		15	CAS*
R/W*	3		14	MDx
RAS*	4		13	RA1
RA7	5		12	RA4
RA5	6		11	RA3
RA6	7		10	RA2
+5V	8		9	RA0

Figure 11-14 64K RAM pinouts

#### Memory expansion

In the Apple IIc that supports the memory expansion card, the 16 64Kx1 RAM ICs used for the original and UniDisk 3.5 IIc's are replaced by 4 64Kx4 ICs.

# Table 11-12LRAM address multiplexing1

Mux'd address	Row address	Column address
RA0	A0	A9
RA1	A1	A6
RA2	A2	A10
RA3	A3	A11
RA4	A4	A12
RA5	A5	A13
RAG	A7	A14
RA7	A8	A15

Different manufacturers' 64K RAMs have cell arrays of either 128 rows by 512 columns or 256 rows by 256 columns. Only the row portion of the address is used in refreshing the RAMs.

Now consider how the display is refreshed. As described later in this chapter, the display circuitry generates a sequence of 8,192 memory addresses in high-resolution mode; in text and low-resolution modes, this sequence is the 1,024 display-page addresses repeated 8 times. The display address cycles through this sequence 60 times a second, or once every 17 milliseconds. The way the low-order address lines are assigned to the RAMs, the row address cycles through all 256 possible values once every 2 milliseconds (see Table 11-12). This more than satisfies the refresh requirements of the dynamic RAMs.

#### Dynamic RAM timing

The Apple IIc's microprocessor clock runs at a speed of 1.023 MHz, but the interleaving of CPU and display cycles means that the RAM is being accessed at a 2-MHz rate, or a cycle time of just under 500 nanoseconds. Data for the CPU are strobed by the falling edge of  $\emptyset 0$ , and display data are strobed by the falling edge of  $\emptyset 1$ , as shown in Figure 11-15.

The RAM timing looks complicated because the RAM address is multiplexed, as described previously. The MMU takes care of multiplexing the address for the CPU cycle, and the IOU performs the same function for the display cycle. The multiplexed address is sent to the RAM ICs over the lines RAO–RA7 (Table 11-13). Along with the other timing signals, the TMG generates two signals that control the RAM addressing: row-address strobe (RAS) and column-address strobe (CAS).

Table 11-13 RAM timing signals

Signal	Description
ø0	Clock phase 0 (CPU phase)
ø1	Clock phase 1 (display phase)
RAS	Row-address strobe
CAS	Column-address strobe
Q3	Alternate RAM/column-address strobe
RAO-RA7	Multiplexed address bus
MD0-MD7	Internal data bus




Figure 11-15 RAM timing signals

# The keyboard

The Apple IIc's keyboard is a matrix of key switches connected to an AY-3600-type keyboard decoder via a ribbon cable and a 26-pin connector (Figure 11-16). The AY-3600 scans the array of keys over and over to detect any keys pressed. The scanning rate is set by the external resistor-capacitor network made up of C46 and R6. The debounce time is also set externally, by C45.





Figure 11-16 Keyboard circuit diagram

The AY-3600's outputs include five bits of key code plus separate lines for Control, Shift, any-key-down, and keyboard strobe. The any-key-down and keyboard-strobe lines are connected to the IOU, which addresses them as soft switches. The key-code line and Control and Shift are inputs to a separate 2316 ROM. The ROM translates them to the character codes that are enabled onto the data bus by signals named *KBD\** and *ENKBD\**. The KBD\* signal is enabled by the MMU whenever a program reads location \$C000, as described in Chapter 2.

Figure 11-17 illustrates the events that occur when a key is pressed, when the keypress is detected by a program, and when a key is pressed and held for more than about a second.



Keyboard signals

# The speaker

The Apple IIc's built-in loudspeaker is controlled by a single bit of output from the input/output unit (IOU), amplified by a hybrid circuit (Figure 11-18).




Figure 11-18 Speaker circuit diagram

#### Volume control

There is a 500-ohm variable resistor feeding anywhere from 0 to 5 volts to pin 5 of **AUD** to control the speaker volume. This potentiometer controls the volume of both the built-in speaker and whatever is plugged into the output jack.

# Output jack

Next to the volume control, along the lower-left side of the Apple IIc case, there is a 3.5-mm audio output jack. Although speaker output is monaural, the jack accommodates stereo headphone plugs (as well as monaural), providing sound to both channels. Inserting a headphone plug into the jack disconnects the built-in speaker.

AUD is an audio-amplifier hybrid circuit.

# The video display

The Apple IIc produces a video signal that creates a display on a standard video monitor or, if you add an RF modulator, on a blackand-white or color television set. The video signal is a composite made up of the data that are being displayed plus the horizontal and vertical synchronization signals that the video monitor uses to arrange the lines of display data on the screen.

Note: Apple IIc computers manufactured for sale in the USA generate a video signal that is compatible with the standards set by the NTSC (National Television Standards Committee). Apple IIc's used in European countries require an external adapter to provide video that is compatible with the standard used there, which is called *PAL* (for phase alternating lines). References to the PAL standard are found in the bibliography at the end of this manual. This manual describes only the NTSC version of the video circuits.

The display portion of the video signal is a time-varying voltage generated from a stream of data bits, where a 1 corresponds to a voltage that generates a bright dot, and a 0 to a dark dot. The display bit stream is generated in bursts that correspond to the horizontal lines of dots on the video screen. The signal named *WNDW\** is low during these bursts.

During the time intervals between bursts of data, nothing is displayed on the screen. During these intervals, called the *blanking intervals*, the display is blank and the WNDW\* signal is high. The synchronization signals, called *sync* for short, are produced by making the signal named *SYNC\** low during portions of the blanking intervals. The sync pulses are at a voltage equivalent to blacker-than-black video and don't show on the screen.

### The video counters

The address and timing signals that control the generation of the video display are all derived from a chain of counters inside the IOU. Only a few of these counter signals are accessible from outside the IOU, but they are all important in understanding the operation of the display generation process, particularly the display memory addressing described in the next section.

The horizontal counter is made up of seven stages: H0, H1, H2, H3, H4, H5, and HPE\*. The input to the horizontal counter is the 1-MHz signal that controls the reading of data being displayed. The complete cycle of the horizontal counter consists of 65 states. The six bits H0 through H5 count from 0 to 64, then start over at 0. Whenever this happens, HPE\* forces another count with H0 through H5 held at 0, extending the total count to 65.

The IOU uses the 40 horizontal count values from 25 through 64 in generating the low-order part of the display data address. The IOU uses the count values from 0 to 24 to generate the horizontal blanking, the horizontal sync pulse, and the color-burst gate.

When the horizontal count gets to 65, it signals the end of a line by triggering the vertical counter. The vertical counter has nine stages: VA, VB, VC, V0, V1, V2, V3, V4, and V5. When the vertical count reaches 262, the IOU resets it and starts counting again from 0. Only the first 192 scanning lines are actually displayed; the IOU uses the vertical counts from 192 to 262 to generate the vertical blanking and sync pulse. Nothing is displayed during the vertical blanking interval. (The vertical line count is 262 rather than the standard 262.5 because, unlike normal television, the Apple IIc's video display is not interlaced.)

#### Display memory addressing

As described in Chapter 5, data bytes are not stored in memory in the same sequence in which they appear on the display. You can get an idea of the way the display data are stored by using the Monitor to set the display to graphics mode, then storing data starting at the beginning of the display page at hexadecimal \$0400 and watching the effect on the display. If you do this, you should use the graphics display instead of text to avoid confusion: the text display is also used for Monitor input and output.

If you want your program to display data by storing them directly into the display memory, you must first transform the display coordinates into the appropriate memory addresses, as shown in Chapter 2. The descriptions that follow will help you understand how this address transformation is done and why it is necessary.

The address transformation that folds three rows of 40 display bytes into 128 contiguous memory locations is the same for all display modes, so it is described first. The differences among the different display modes are described later in this chapter.

# Display address mapping

Consider the simplest display on the Apple IIc, the 40-column text mode. To address 40 columns requires 6 bits, and to address 24 rows requires another 5 bits, for a total of 11 address bits. Addressing the display this way would involve 2048 (2 to the 11th power) bytes of memory to display a mere 960 characters. The 80column text mode would require 40% bytes to display 1920 characters. The leftover chunks of memory that were not displayed could be used for storing other data, but not easily, because they would not be contiguous.

Instead of using the horizontal and vertical counts to address memory directly, the circuitry inside the IOU transforms them into the new address signals described below. The transformed display address must meet the following criteria:

- □ map the 960 bytes of 40-column text into only 1024 bytes
- □ scan the low-order address to refresh the dynamic RAMs
- continue to refresh the RAMs during video blanking

The transformation involves only horizontal counts H3, H4, and H5, and vertical counts V3 and V4. Vertical count bits VA, VB, and VC address the lines making up the characters, and are not involved in the address transformation. The remaining loworder count bits, H0, H1, H2, V0, V1, and V2 are used directly, and are not involved in the transformation.

The IOU performs an addition that reduces the five significant count bits to four new signals S0, S1, S2, and S3, where S stands for sum. Figure 11-19 is a diagram showing the addition in binary form, with V3 appearing as the carry in and H5 appearing as its complement H5<sup>•</sup>. A constant value of 1 appears as the low-order bit of the addend. The carry bit generated with the sum is not used.

If this transformation seems terribly obscure, try it with actual values. For example, for the upper-left corner of the display, the vertical count is 0 and the horizontal count is 24: H0, H1, H2, and H5 are 0's, and H3 and H4 are 1's. The value of the sum is 0, so the memory location for the first character on the display is the first location in the display page, as you might expect.

The requirements for RAM refreshing are discussed earlier in this chapter under "RAM addressing." Table 11-14 Display memory addressing

Memory address bit	Display address bit	
A0	H0	
A1	H1	
A2	H2	
A3	S0	
A4	S1	
A5	S2	
A6	S3	
A7	V0	
A8	V1	
A9	V2	
A10	•	
A11	•	
A12	•	
A13	•	
A14	•	
A15	GND	

\* For these address bits. see Table 11-15.

			V3	Carry in
H5*	V3	H4	нз	Augend
V4	H5*	V4	1	Addend
<b>S</b> 3	S2	S1	SO	Sum

#### Figure 11-19

Display address transformation

Horizontal bits H0, H1, and H2 and sum bits S0, S1, and S2 make up the transformed horizontal address (A0 through A6 in Table 11-14). As the horizontal count increases from 24 to 63, the value of the sum (S3 S2 S1 S0) increases from 0 to 4 and the transformed address goes from 0 to 39, relative to the beginning of the display page.

The low-order three bits of the vertical row counter are V0, V1, and V2. These bits control address bits A7, A8, and A9, as shown in Table 11-14, so that rows 0 through 7 start on 128-byte boundaries. When the vertical row counter reaches 8, V0, V1, and V2 are 0 again, and V3 changes to 1. If you do the addition in Figure 11-19 with H equal to 24 (the horizontal count for the first column displayed) and V equal to 8, the sum is 5 and the horizontal address is 40: the first character in row 8 is stored in the memory location 40 bytes from the beginning of the display page.

Table 11-14 shows how the signals from the video counters are assigned to the address lines. H0, H1, and H2 are horizontal-count bits, and V0, V1, and V2 are vertical-count bits. S0, S1, S2, and S3 are the folded address bits described above. Table 11-15 shows memory address bits for the display modes.

#### Table 11-15 Memory address bits for display modes

Address bit	Text and low resolution	High resolution and double high resolution
A10	80STORE+PAGE2'	VA
A11	80STORE'.PAGE2	VB
A12	0	VC
A13	0	80STORE+PAGE2'
A14	0	80STORE'.PAGE2

Note: Period (.) means logical AND; prime (') means logical NOT.

Figure 11-20 shows how groups of three 40-character rows are stored in blocks of 120 contiguous bytes starting on 128-byte address boundaries. This diagram is another way of describing the display mapping shown in Figure 5-5. Notice that the three rows in each block of 120 bytes are not adjacent on the display.

	←128 Bytes							
	≺40 Bytes►	← 40 Bytes>	← 40 Bytes →	8 Bytes				
\$400	Row 0	Row 8	Row 16	**.				
\$480	Row 1	Row 9	Row 17	**				
\$500	Row 2	Row 10	Row 18	**				
\$580	Row 3	Row 11	Row 19	**				
\$600	Row 4	Row 12	Row 20	**				
\$680	Row 5	Row 13	Row 21	**				
\$700	Row 6	Row 14	Row 22	**				
\$780	Row 7	Row 15	Row 23	**				

## Figure 11-20

40-column text display memory (memory locations marked with a double asterisk \*\* are screen holes, described in Chapter 2)

## Video display modes

The different display modes all use the address-mapping scheme described later in this chapter, but they use different-sized memory areas in different locations. This section describes the addressing schemes and the methods of generating the actual video signals for the different display modes. Figure 11-21 illustrates the video display circuits discussed in this section.




Figure 11-21 Video display circuits

## Text displays


The text and low-resolution graphics pages begin at memory locations \$0400 and \$0800. Table 11-15 shows how the displaymode signals control the address bits to produce these addresses. Address bits A10 and A11 are controlled by the settings of Page2 and 80Store, the display-page and 80-column-video soft switches. Address bits A12, A13, and A14 are set to 0. Notice that 80Store active inhibits Page2: there is only one display page in 80-column mode.

The low-order six bits of each data byte reach the character generator directly, via the video data bus VID0–VID5. The two high-order bits are modified by the IOU to select between the primary and alternate character sets and are sent to the character generator on lines RA9 and RA10.

The data for each row of characters are read eight times, once for each of the eight lines of dots making up the row of characters. The data bits are sent to the character generator along with VA, VB, and VC, the low-order bits from the vertical counter. For each character being displayed, the character generator puts out one of eight stored bit patterns selected by the three-bit number made up of VA, VB, and VC.


The bit patterns from the character generator are loaded into the 74166 parallel-to-serial shift register and output as a serial bit stream that goes to the video output circuit (Figure 11-21). The shift register is controlled by signals named LDPS\* (for load parallel-to-serial shifter) and VID7M (for video 7 MHz). In 40-column mode, LDPS\* strobes the output of the character generator into the shift register once each microsecond, and VID7M shifts the bits out at 7 MHz (Figure 11-22).

The addressing for the 80-column display is exactly the same as for the 40-column display: the 40 columns of display memory in auxiliary memory are addressed in parallel with the 40 columns in main memory. The data from these two memories reach the video data bus (lines VID0–VID7) via separate 74LS374 three-state buffers. These buffers are loaded simultaneously (at the rising edge of ø0), but their outputs are sent to the character generator alternately by the falling edge of ø0 and ø1. In 80-column mode, LDPS<sup>•</sup> loads data from the character generator into the shift register twice during each microsecond, once during ø0 and once during ø1, and VID7M remains low, enabling the clock continuously at 14M (Figure 11-23).



## Figure 11-22

7-MHz video timing signals: 40-column, low-resolution, and high-resolution display



## Figure 11-23

14-MHz video timing signals: 80-column and double high-resolution display

## Low-resolution display

In the graphics modes, VA and VB are not used by the character generator, so the IOU uses lines SEGA and SEGB to transmit H0 and HIRES<sup>\*</sup>, as shown in Table 11-16.

## Table 11-16

Character-generator control signals

Display mode	SEGA	SEGB	SEGC
Text	VA	VB	VC
Graphics	H0	HIRES*	VC

The low-resolution graphics display uses VC to divide the eight display lines corresponding to a row of characters into two groups of four lines each. Each row of data bytes is addressed eight times, the same as in text mode, but each byte is interpreted as two nibbles. Each nibble selects 1 of 16 colors. During the upper four of the eight display lines, VC is low and the low-order nibble determines the color. During the lower four display lines, VC is high and the high-order nibble determines the color.

The bit patterns that produce the low-resolution colors are read from the character-generator ROM in the same way the bit patterns for characters are produced in text mode. The 74166 parallel-toserial shift register converts the bit patterns to a serial bit stream for the video circuits (Figure 11-21).

The video signal generated by the Apple IIc includes a short burst of 3.58-MHz signal that is used by an NTSC color monitor or color TV set to generate a reference 3.58-MHz color signal. The Apple IIc's video signal produces color by interacting with this 3.58-MHz signal inside the monitor or TV set. Different bit patterns produce different colors by changing the duty cycles and delays of the bit stream relative to the 3.58-MHz color signal. To produce the small delays required for so many different colors, the shift register runs at 14 MHz and shifts out 14 bits during each cycle of the 1-MHz data clock. To generate a stream of 14 bits from each 8-bit pattern read from the ROM, the output of the shift register is connected back to the register's serial input to repeat the same 8 bits; the last 2 bits are ignored the second time around.

Each bit pattern is output for the same amount of time as a character: 1.02 microseconds. Because that is exactly enough time for three and a half cycles of the 3.58-MHz color signal, the phase relationship between the bit patterns and the signal changes by a half cycle for each successive pattern. To compensate for this, the character generator puts out one of two different bit patterns for each nibble, depending on the state of H0, the low-order bit of the horizontal counter.

## High-resolution display

The high-resolution graphics pages begin at memory locations \$2000 and \$4000 (decimal 8192 and 16384). These page addresses are selected by address bits A13 and A14. In high-resolution mode, these address bits are controlled by PAGE2 and 80STORE, the signals controlled by the display-page (Page2) and 80-columnvideo (80Col) soft switches. As in text mode, 80STORE inhibits addressing of the second page because there is only one page of 80column text available for mixed mode.

In high-resolution graphics mode, the display data are still stored in blocks like the one shown in Figure 11-20, but there are eight of these blocks. As Tables 11-14 and 11-15 show, vertical counts VA, VB, and VC are used for address bits A10, A11, and A12, which address eight blocks of 1024 bytes each. Remember that in the display, VA, VB, and VC count adjacent horizontal lines in groups of eight. This addressing scheme maps each of those lines into a different 1024-byte block.

It might help to think of this scheme as a kind of eight-way multiplexer: it's as if eight text displays were combined to produce a single high-resolution display, with each text display providing one line of dots in turn, instead of a row of characters.

The high-resolution bit patterns are produced by the charactergenerator ROM. In this mode, the bit patterns simply reproduce the seven bits of display data. The low-order six bits of data reach the ROM via the video data bus VID0–VID5. The IOU sends the other two data bits to the ROM via RA9 and RA10. The high-resolution colors described in Chapter 2 are produced by the interaction between the video signal the bit patterns generate and the 3.58-MHz color signal generated inside the monitor or TV set. The high-resolution bit patterns are always shifted out at 7 MHz, so each dot corresponds to a half-cycle of the 3.58-MHz color signal. Any part of the video signal that produces a single white dot between two black dots, or vice versa, is effectively a short burst of 3.58 MHz and is therefore displayed as color. In other words, a bit pattern consisting of alternating 1's and 0's gets displayed as a line of color. The high-resolution graphics subroutines produce the appropriate bit patterns by masking the data bits with alternating 1's and 0's.

To produce different colors, the bit patterns must have different phase relationships to the 3.58-MHz color signal. If alternating 1s and 0's produce a certain color, say green, then reversing the pattern to 0's and 1's will produce the complementary color, purple. As in the low-resolution mode, each bit pattern corresponds to three and a half cycles of the color signal, so the phase relationship between the data bits and the color signal changes by a half cycle for each successive byte of data. Here, however, the bit patterns produced by the hardware are the same for adjacent bytes; the color compensation is performed by the high-resolution software, which uses different color masks for data being displayed in even and odd columns.

To produce other colors, bit patterns must have other timing relationships to the 3.58-MHz color signal. In high-resolution mode, the Apple IIc produces two more colors by delaying the output of the shift register by half a dot (70 ns), depending on the high-order bit of the data byte being displayed. (The high-order bit doesn't actually get displayed as a dot, because at 7 MHz there is only time to shift out seven of the eight bits.)

As each byte of data is sent from the character generator to the shift register, high-order data bit D7 is also sent to the TMG. If D7 is off, the TMG transmits shift-register timing signals LDPS\* and VID7M normally. If D7 is on, the TMG delays LDPS\* and VID7M by 70 nanoseconds, the time corresponding to half a dot. The bit pattern that formerly produced green now produces orange; the pattern for purple now produces blue.

A note about timing: For 80-column text, the shift register is clocked at twice normal speed. When 80-column text is used with graphics in mixed mode, the TMG controls shift-register timing signals LDPS\* and VID7M so that the graphics portion of the display works correctly even when the text window is in 80-column mode.

## Double high-resolution display

Double high-resolution graphics mode displays two bytes in the time normally required for one, but it uses high-resolution graphics Pages 1 and 1X instead of text and low-resolution Pages 1 and 1X.

Note: There is a second pair of bytes, HRP2 and HRP2X, which can be used to display a second double high-resolution page.

Double high-resolution graphics mode displays each pair of data bytes as 14 adjacent dots, 7 from each byte. The high-order bit (color-select bit) of each byte is ignored. The auxiliary-memory byte is displayed first, so data from auxiliary memory appear in columns 0–6, 14–20, and so on, up to columns 547–552. Data from main memory appear in columns 7–13, 21–27, and so on, up to 553–559.

As in 80-column text, there are twice as many dots across the display screen, so the dots are only half as wide. On a TV set or low-bandwidth (less than 14 MHz) monitor, single dots are dimmer than normal.

Note: Except for some expensive RGB-type color monitors, any video monitor with a bandwidth as high as 14 MHz will be a monochrome monitor. Monochrome means one color: a monochrome video monitor can have a screen color of white, green, orange, or any other single color.

The main memory and auxiliary memory are connected to the address bus in parallel, so both are activated during the display cycle. The rising edge of ø0 clocks a byte of main memory data into the video latch, and a byte of auxiliary memory data into the 80 latch (Figure 11-21).

Phi 1 enables output from the (auxiliary) 80 latch, and ø0 enables output from the (main) video latch. Output from both latches goes to CHARGEN, where GR and SEGB\* select high-resolution graphics. LDPS operates at 2 MHz in this mode, alternately gating the auxiliary byte and main byte into the parallel-to-serial shift register. VID7M is active (kept true) for double high-resolution display mode, so when it is ANDed with 14M, the result is still 14M. The 14M serial clock signal gates shift register output to VID, the video display hybrid circuit, for output to the display device.

**RGB** stands for red, green, and blue, and identifies a type of color monitor that uses independent inputs for the three primary colors.

For further information about double high-resolution graphics display, refer to the Bibliography.

## Video output signals

VID is a video-amplifier hybrid circuit.


The stream of video data generated by the display circuits described above goes to a hybrid circuit (VID) that adjusts the signals to the proper amplitudes and conditions the color burst.

The resulting video signal is an NTSC-compatible composite-video signal that can be displayed on a standard video monitor. The signal is similar to the EIA (Electronic Industries Association) standard positive composite video. This signal is available in two places in the Apple IIc (Figure 11-24):

- □ at the video output connector on the back of the Apple IIc
- □ at the video expansion connector (pin 12) on the back panel (Table 11-17)

## Monitor output

The sleeve of the video output connector at the center of the Apple IIc back panel is connected to ground and the tip is connected to the video output through a resistor network that attenuates it to about 1 volt and matches its impedance to 75 ohms. This arrangement is suitable for most video monitors.





## Video expansion output

The back panel of the Apple IIc has a DB-15 connector for sophisticated video interfaces external to the computer. Figure 11-25 shows the pin assignments for this connector; Table 11-17 describes the signals. In Table 11-17, the column labeled *Deriv* indicates what clock signals the video signals are derived from. LDPS, CREF, and PRAS have a maximum delay of 30 ns from the appropriate 14-MHz rising edge. SEROUT is clocked out of a 74LS166 by the rising edge of 14M and has a maximum delay of 35 ns. VIDD7 is driven from a 74LS374 and has a maximum delay of 28 ns from the rising and (if 80-column) falling edges of ø1.

To align CREF so it is in the same phase at the beginning of every line, certain clock signals must be stretched. This stretch is for one 7M cycle (140 ns), and occurs at the end of each video line. All timing signals except 14M, 7M, and CREF are stretched.

- Warning The maximum allowable current drain of +12V regulated power at the video expansion connector is 300 milliamps. If the external device draws more than this, it can damage the computer or cause the power supply to shut down.
- Warning The signals at the DB-15 on the Apple IIc are not the same as those at the DB-15 on the Apple III. Do not attempt to plug a cable Intended for one into the other.

Several of these signals, such as 14 MHz, must be buffered within about 4 inches (10 cm) of the back panel connector preferably inside a container directly connected to the back panel. For technical information, contact Apple Technical Support.

8	7 6 5 4 5 14 13 12 1	3 2 1 10 9	•
Pin	Signal	Pin	Signal
1	TEXT	9	PRAS*
2	14 <b>M</b>	10	GR
	SYNC*	11	SEROUT*
3 4	SEGB	12	NTSC
5	<b>1VSOUND</b>	13	GND
6	LDPS*	14	VIDD7
7	WNDW*	15	CREF
8	+12V		

Figure 11-25 Video expansion connector pinouts

## Table 11-17

Video expansion connector signals

Pin	Deriv	Signal	Description
1	ø0	TEXT	Video text signal from TMG; set to inverse of GR, except in double high-resolution mode
2		14M	14-MHz master timing signal from the system oscillator
3	Q3	SYNC*	Displays horizontal and vertical synchronization signal from IOU pin 39
4	PRAS	SEGB	Displays vertical counter bit from IOU pin 4; in text mode indicates second low-order vertical counter; in graphics mode indicates low-resolution
5		1VSOUND	One-volt sound signal from pin 5 of the audio hybrid circuit (AUD)
6	14M	LDPS*	Video shift-register load enable from pin 12 of TMG
7	PRAS	WNDW*	Active area display blanking; includes both horizontal and vertical blanking

Table	11-17 (cont	inued)	
Video	expansion	connector	signals

Pin	Deriv	Signal	Description
8		+12V	Regulated +12 volts DC; can drive 300 mA
9	14M	PRAS*	RAM row-address strobe from TMG pin 19
10	PRAS	GR	Graphics mode enable from IOU pin 2
11	14M	SEROUT*	Serialized character-generator output from pin 1 of the 74LS166 shift register
12		NTSC	Composite NTSC video signal from VID hybrid chip
13		GND	Ground reference and supply
14	ø0	VIDD7	From 74LS374 video latch; causes half-dot shift if high
15	14M	CREF	Color reference signal from TMG pin 3; 3.58 MHz

# Disk I/O

Disk I/O—for both the built-in and the external drive—is supported by the IWM disk controller unit. The external drive is attached via a DB-19 connector. Figure 11-26 shows this connector. Table 11-18 describes the pin assignments. Supply voltages come from the power supply; all other signals come from the IWM, described earlier in this chapter.

Warning The power available at this connector is for a Disk lic or similar drive only. Do not use power from the external disk connector for any other purpose—you may damage the internal voltage converter. To derive external power for an attached device, use one of the other connectors and observe the current limits given in this manual.

	9 8 7 6 18 17 16	5 4 3 15 14 13 1	2 1 2 11
Pin	Signal	Pin	Signal
1,2,3,4	GND	13	SEEKPH2
5	-12V	14	SEEKPH3
6	+5V	15	WRREQ*
7,8	+12V	16	N.C.
9	EXTINT*	17	DR2*
10	WRPROT	18	RDDATA
11	SEEKPH0	19	WRDATA
12	SEEKPH1		

## Figure 11-26

Disk drive connector


## Table 11-18

Disk drive connector signals

Connector		
pin	Signal	Description
1,2,3,4	GND	Ground reference and supply
6	+5V	+5 volt supply
7,8	+12	+12 volt supply
9	EXTINT*	External interrupt
10	WRPROT	Write-protect input
11–14	ø0-4	Motor phase 0-4 output
15	WRREQ*	Write request
17	DR1*	Drive 1 select
18	RDDATA	Read data input
19	WRDATA	Write data output

## Serial I/O

The Apple IIc has built into it two 6551 asynchronous communication interface adapters (ACIA) and supporting input and output buffers for full-duplex serial communication. Figure 11-27 is a block diagram of the Apple IIc serial ports. ACIA outputs are buffered by a 1448-quad line driver. Similarly, ACIA inputs are buffered by a 1489-quad line receiver.








Figure 11-28 is a detailed block diagram of the 6551 ACIA. The registers are described later in this chapter.





The 6551 pin assignments are shown in Figure 11-29 and described in Table 11-19. Note that the two 6551's are not used in exactly the same way—each one supports a different set of interrupts.

Port 1 reads external interrupts (EXTINT\*) on its Data Set Ready (DSR) pin. This input is tied to +5V through a 3.3-K $\Omega$  pullup resistor.

1	_	1 1		
GND	1	$\cup$	28	R/W*
A5	2		27	ø0
SER*	3		26	IRQ*
RESET*	4		25	D7
(N.C.)	5		24	D6
BCLK	6		23	D5
(N.C.)	7		22	D4
RTS*	8		21	D3
CTS*	9		20	D2
TxD	10		19	D1
(N.C.)	11		18	D0
RxD	12		17	DSR*
A0	13		16	DCD*
A1	14		15	+5V

Figure 11-29 6551 pinouts

Pin	Signal	Description			
1	GND	Power and signal common ground			
2	A4 A5	Address line 4 to select serial port 1 Address line 5 to select serial port 2			
3	SER*	Serial device select from GLU			
4	<b>RESET</b> •	Resets both serial ports			
5	N.C.	Not connected			
6	BCLK	Baud rate clock from GLU			
7	N.C.	Not connected			
8	RTS*	Request to Send output			
9	CTS*	Clear to Send input (not used on IIc; tied to ground)			
10	TXD	Transmit Data output			
11	N.C.	Not connected			
12	RXD	Receive Data input			
13,14	A0,A1	Address lines 0 and 1			
15	+5V	+5 volt supply			
16	DSR	DCD* pin; used on IIc as Data Set Ready input			
17	EXTINT* KSTRB	DSR*pin; used on IIc as External interrupt (port 1 ACIA), or Keyboard strobe input (port 2 ACIA; Appendix E)			
18–25	D0-D7	8-bit data bus			
26	IRQ*	Interrupt Request input			
27	ø0	Phase 0 clock pulse			
28	R/W*	Read/write select input			



Pin Port 1 Port 2 1 DTR1B DTR2B 2 TD2B TD1B 3 GND GND 4 RD1B RD2B 5 DSR1B DSR2B

Figure 11-30

Serial port connectors

The back panel connectors for both serial ports are 5-pin DIN jacks. The pin assignments are shown in Figure 11-30 and described in Table 11-20.

Table 11-20Serial port connector signals

	•	
Pin	Signal	Description
1	DTR1B DTR2B	Data Terminal Ready output
2	TD1B TD2B	Transmit Data output
3	GND	Power and signal common
4	RD1B RD2B	Read Data input
5	DSR1B DSR2B	Data Set Ready input

# ACIA control register

Figure 11-31 shows the bit assignments for the ACIA control register, which the hardware locates at address \$C09B for serial port 1, and \$C0AB for serial port 2. This register determines the number of data and stop bits the ACIA will transmit and receive, and the clock source and baud rate to use for data transfer.

The receiver clock source is derived from the Apple IIc's TMG chip; the resulting baud rates are equal to or up to two percent lower than the nominal rate. (The EIA standard allows plus or minus two percent variation.) If an Apple IIc serial port is used with a modem that is two percent above the nominal rate, framing errors can occur, especially at 1200 baud and above, when using 8 data bits. It may be necessary to select a lower baud rate for 8-bit binary data transfers.

	7 6	Port	2 =	= \$C( = \$C( Regi: 3	DAB	1	0	l
Stop Bits		Ţ	Ī		Ī			Baud Rate Generator
0 = 1 stop bit				0	0	0	0	16x External Clock
1 = 2 stop bits				0	0	0	1	50 baud
1 stop bit if word length = 8 bits and parity**				0	0	1	0	75
1½ stop bits if word length				0	0	.1	1	109.92
= 5 bits and no parity				0	1	0	0	134.58
Word Length				0	1	0	1	150
Bit Data Word				0	1	1.	0	300
6 5 Length				0	1	1	1	600
				1	0	Ö	0	1200
				1	0	0	1	1800
				1	0	1	0	2400
				1	0	1	1	3600
				1	1	0	0	4800
Receiver Clock Source			-	1	1	0	1	7200
0 = External receiver clock				1	1	1	0	9600
1 = Baud rate generator				1	1	1	1	19200


\*\*This allows for 9-bit transmission (8 data plus parity).

	7	6	5	4	3	2	1	0
Hardware Reset	0	0	0	0	0	0	0	0
Program Reset	-	-	-	-	-	1	-	-

Figure 11-31 ACIA control register (copyright © 1978 by Synertek Inc.; used by permission)

## ACIA command register

Figure 11-32 shows the bit assignments for the ACIA command register, which the hardware locates at address \$C09A for serial port 1, and at \$C0AA for serial port 2. This register controls specific transmit and receive functions: parity checking, echoing input to output, allowing transmit and receive interrupts, and setting levels for Data Terminal Ready and Request to Send.



## Figure 11-32

AČIA command register (copyright © 1978 by Synertek Inc.; used by permission)

## ACIA status register

Figure 11-33 shows the bit assignments for the ACIA status register, which is hard-wired to address \$C099 for serial port 1, and \$C0A9 for serial port 2. This register reports the condition of the transmit/receive register, errors detected during data transfer, and the level of the Data Carrier Detect, Data Set Ready, and Interrupt Request lines.

7	6	5	4	3	2	1 0		Port 1 = \$C099 Port 2 = \$C0A9	X
							Status	Set By	Cleared By
							Parity error†	0 = No error 1 = Error	Self-clearing**
							Framing error†	0 = No error 1 = Error	Self-clearing**
					L		Overrun†	0 = No error 1 = Error	Self-clearing**
				Receive Data, Register full	0 = Not full 1 = Full	Reading receive data register			
			L				Transmit Data, Register empty	0 = Not empty 1 = Empty	Writing to transmit data register
						<u>.</u>	DCD*	0 = DCD* low 1 = DCD* high	Not resettable; reflects DCD* state
	L						DSR*	0 = DSR* low 1 = DSR* high	Not resettable; reflects DSR* state
L							IRQ	0 = No interrupt 1 = Interrupt	Reading status register

† No interrupt generated for these conditions.

\*\* Cleared automatically after a read of RDR and the next error-free receipt of data.

	7	6	5	4	3	2	1	0
Hardware Reset	0	0	0	0	0	0	0	0
Program Reset	-	-	-	-	-	-	-	-

## Figure 11-33

AČIA status register (copyright © 1978 by Synertek Inc.; used by permission)

# ACIA transmit/receive register

Each ACIA uses the same address—\$C098 for serial port 1, \$C0A8 for serial port 2—as temporary storage for both transmission and reception of data.

When the register is used for transmitting data, bit 0 is the leading bit to be transmitted; unused data bits are the high-order bits, which are ignored.


When the register is used for receiving data, bit 0 is the first bit received; unused data bits are the high-order bits, which are set to 0. Parity bits never appear in the receive data register; they are stripped off after being used for external parity checking.

# Mouse input

The mouse is a hand-held X-Y pointing device that can be rolled along a flat surface. It has an attached pushbutton. This section describes how mouse movement and direction can be detected and interpreted.

A mouse has a ball inside its housing that protrudes a small distance so that its turning corresponds to mouse movements across a table top. Two wheels inside the housing, set at 90-degree angles to each other, follow movements of the ball; this causes two disks to rotate. The disks have rectangular holes arranged near their edges, making them resemble circular slide mounts used with stereoscopic slide viewers.

The light from a tiny infrared emitter reaches a photoreceptor whenever one of the holes on the disk lies between them. An internal circuit in the mouse causes the resulting voltage to swing quickly to a 1 or a 0 value as soon as a certain threshold is crossed. The result is something approximating a square wave (Figure 11-34) that varies directly with the speed of mouse movement. One of these indicates the X component (X0) of mouse movement; the other, the Y component (Y0).






Speed

Under program control, either the rising edge or the falling edge of each square wave can cause an interrupt, which the firmware handles by updating a counter. However, the program needs to know whether to add or to subtract 1 from a counter; that is, it needs to know the direction of X or Y movement.

There is a second infrared emitter/photoreceptor pair almost 180 degrees opposite the first pair for each disk. These pairs are positioned in such a way that the square waves they generate are approximately a quarter-wave offset from their respective movement waves (Figure 11-35). These waveforms are called X1 (X direction) and Y1 (Y direction).



Mouse movement and direction waveforms




Figure 11-36 Mouse connector When a rising edge of X0 causes an interrupt, a mouse-driver program can immediately check whether X1 is 0 (indicating a movement to the right) or 1 (indicating a movement to the left). Similarly, the mouse driver can read Y1 immediately after a Y0 interrupt to determine whether the mouse moved up or down one count along the Y axis.

Figure 11-36 shows the pin assignments for the mouse DB-9 connector on the back panel. Table 11-21 gives the signal names and descriptions.

## Table 11-21

Mouse connector signals

-						
Pin	Signal	Description				
1	MOUSEID*	Mouse identifier: when active, disables NE556 hand controller timer				
2	+5V	Total current drain from this pin must not exceed 100 mA				
3	GND	System ground				
4	XDIR	Mouse X-direction indicator				
5	XMOVE	Mouse X-movement interrupt				
6	N.C.	Not connected				
7	MSW*	Mouse button				
8	YDIR	Mouse Y-direction indicator				
9	YMOVE	Mouse Y-movement interrupt				

Figure 11-37 shows the mouse and hand controller circuitry with the mouse circuits emphasized. Figure 11-38 illustrates the values of the mouse-button circuit when the button is pressed or not pressed. Pressing the button disables the NE556 by pulling the reset comparator threshold value up so that it cannot reset the flip flop. As a result the mouse-button input value remains at a TTL level.




Figure 11-37 Mouse circuits





Figure 11-38 Mouse button signals



### Pin Signal

- 1 GAMESW1
- 2 +5V
- 3 GND
- 4 Not used for hand controllers
- 5 PDL0
- 6 (N.C.)
- 7 GAMESW0
- 8 PDL1
- 9 Not used for hand controllers

### Figure 11-39

Hand controller connector

# Hand controller input

Several input signals that are individually controlled via soft switches are collectively referred to as the **hand controller** (game) signals. These signals arrive in the Apple IIc via the same DB-9 connector as the one used for the mouse, but the Apple IIc interprets these signals differently.

The DB-9 connector pin assignments and signal descriptions, as used for hand controller input, appear in Figure 11-39 and Table 11-22.

Even though they are normally used for hand controllers, these signals can be used for other simple I/O applications. There are two 1-bit switch inputs, labeled *Sw0* and *Sw1*, and two analog inputs, called *paddles* and labeled *Pdl0* and *Pdl1*. Figure 11-40 shows how to connect the 1-bit switch inputs for compatibility with all other Apple II series computers.

The switch inputs are multiplexed by a 74LS251 8-to-1 multiplexer enabled by the C06X\* signal from the MMU. Depending on the low-order address, the appropriate game input is connected to bit 7 of the data bus. Figure 11-41 shows the mouse and hand controller circuitry with the hand controller circuits highlighted. Figure 11-42 illustrates the values of the hand controller switch inputs when the switch is open or closed.

### Table 11-22

Hand controller connector signals

Pin	Signal	Description
1	GAMESW1	Switch input 1 (sometimes called <i>paddle button 1</i> ).
2	+5V	+5V power supply; total current drain from this pin must not exceed 100 mA.
3	GND	System ground.
4,9		Not used for hand controllers.
5,8	PDL0 and PDL1	Hand controller inputs; each of these must be connected to a 150-K $\Omega$ variable resistor connected to +5V.
6	N.C.	Not connected.
7	GAMESW0	Switch input 0 (sometimes called <i>paddle button 0</i> ).




Figure 11-41 Hand controller circuits




Figure 11-42 Hand controller signals

The hand controller inputs are connected to the timing inputs of an NE556 dual analog timer. Addressing \$C07X sends a signal from MMU pin 22 that resets both timers and causes their outputs to go to 1 (high). A variable resistance of up to 150 K $\Omega$  connected between one of these inputs and the +5V supply controls the charging time of one of the two 0.022 microfarad capacitors.

When the voltage on the capacitor passes a certain threshold, the output of the NE556 changes back to 0 (low). Programs can determine the setting of a variable resistor by resetting the timers and then counting time until the selected timer input changes from high to low. The resulting count is proportional to the resistance.

Warning The only way to ensure correct paddle values is to make sure the output of the paddle you intend to read is low before you trigger the timer. Triggering the timer starts the charging cycle for the capacitor in each paddle circuit; the cycle for one may not be completed by the time you have read the other. If you retrigger or read the other paddle too soon (that is, in less than 3 ms), you will get a false value for it.

# Memory expansion card

Memory expansion card I/O is supported by an internal connector mounted on the main logic board. Figure 11-43 is a pinout diagram for this connector.

For information on the Apple IIc Memory Expansion Card, refer to the Apple IIc Memory Expansion Card Reference.

	Pin	Signal	Pin	Signal
$2 \bullet 1$	1	D0	18	A9
<b>4● ●</b> 3	2	D1	19	A10
6● • 5	3	D2	20	A11
8● • 7	4	D3	21	A12
10 • 9	5	D4	22	A13
12 • 11	6	D5	23	A15
14• • 13	7	D6	24	A15
16● <b>●</b> 15	8	D7	25	RESET
18● <b>●</b> 17	9	GND	26	RW
20● <b>●</b> 19	10	GND	27	+5V
22 • • 21	11	A0	28	+5V
24● <b>●</b> 23	12	A1	29	PHO
26 ●   • 25	13	A4	30	GND
<b>28●</b> ● 27	14	A5	31	7M
30● 29	15	A6	32	GND
32● <b>●</b> 31	16	A7	33	Q3
34● 33	17	A8	34	+5V

### Figure 11-43

Memory expansion card connector pinout diagram

# Schematic diagrams

Figure 11-44, on the following pages, is a set of schematic diagrams for the Apple IIc.






Figure 11-44a Apple IIc schematic diagram, part 1
















Figure 11-44d Apple IIc schematic diagram, part 4



## Figure 11-44e Apple IIc schematic diagram, part 5



## The 65C02 Microprocessor

This appendix describes the differences between the 6502 and the 65C02 microprocessors. It also contains the data sheet for the NCR 65C02 microprocessor.

In the data sheet tables, execution times are specified in numbers of cycles. One cycle for the Apple IIc equals 0.978 microseconds.

If you want to write programs that execute on all computers in the Apple II series, make sure your code uses only the subset of 65C02 instructions present on the 6502.

## Differences between 6502 and 65C02

The data sheet in this chapter lists the new 65C02 instructions and addressing modes. This section supplements that information by listing the instructions whose execution times or results have changed from their 6502 counterparts.

## **Differing cycle times**

In general, differences in execution times are significant only in time-dependent code, such as precise wait loops. Fortunately, instructions with changed execution times are few.

Table A-1 lists the 65C02 instructions whose number of instruction execution cycles is different from their number on the 6502.

Instruction/mode	Opcode	6502 cycles	65C02 cycles
ASL Absolute, X	1E	7	6
DEC Absolute, X	DE	7	6
INC Absolute, X	FE	7	6
JMP (Absolute)	6C	5	6
LSR Absolute, X	5E	7	6
ROL Absolute, X	3E	7	6
ROR Absolute, X	7E	7	6

Table A-1	
Cycle time	differences

## Differing instruction results

The instructions that have different results from their 6502 equivalents are

□ BIT (in immediate mode)

□ JMP (indirect, when crossing a page boundary).

The BIT instruction when used in immediate mode (code \$89) leaves processor status register bits 7 (N) and 6 (V) unchanged on the 65C02. On the 6502, all modes of the BIT instruction have the same effect on the status register: the value of memory bit 7 is placed in status bit 7, and memory bit 6 is placed in status bit 6. However, all BIT instructions on both versions of the processor set status bit 1 (Z) if the memory location being tested contains a 0.

If the JMP indirect instruction (code \$6C) references an indirect address location that spans a page boundary, the 65C02 fetches the high-order byte of the effective address from the first byte of the next page, while the 6502 fetches it from the first byte of the current page. For example, JMP (\$02FF) gets ADL from location \$02FF on both processors. On the 65C02, ADH comes from \$0300 while on the 6502, ADH comes from \$0200.

## Data sheet

The rest of this appendix is copyright 1982, NCR Corporation, Dayton, Ohio, and is reprinted with their permission.

# NCR

## NCR65C02

## GENERAL DESCRIPTION

The NCR CMOS 6502 is an 8-bit microprocessor which is software compatible with the NMOS 6502. The NCR65C02 hardware interfaces with all 6500 peripherals. The enhancements include ten additional instructions, expanded operational codes and two new addressing modes. This microprocessor has all of the advantages of CMOS technology: low power consumption, increased noise immunity and higher reliability. The CMOS 6502 is a low power high performance microprocessor with applications in the consumer, business, automotive and communications market.

## FEATURES


- Enhanced software performance including 27 additional OP codes encompassing ten new instructions and two additional addressing modes.
- 66 microprocessor instructions.
- 15 addressing modes.
- 178 operational codes.
- 1MHz, 2MHz operation.
- Operates at frequencies as low as 200 HZ for even lower power consumption (pseudo-static: stop during Ø<sub>2</sub> high).
- Compatible with NMOS 6500 series microprocessors.
- 64 K-byte addressable memory.
- Interrupt capability.
- Lower power consumption. 4mA @ 1MHz.
- +5 volt power supply.
- 8-bit bidirectional data bus.
- Bus Compatible with M6800.
- Non-maskable interrupt.
- 40 pin dual-in-line packaging.
- 8-bit parallel processing
- Decimal and binary arithmetic.
- Pipeline architecture.
- Programmable stack pointer.
- Variable length stack.
- Optional internal pullups for (RDY, IRQ, SO, NMI and RES)

\* Specifications are subject to change without notice.

## PIN CONFIGURATION

vss 🗖	1	$\bigcirc$	40	Þ	RES
RDY	2		39		@2 (OUT)
Ø1 (OUT)	3		38		SO
	4		37		Ø0 (IN)
ML C	5		36		NC
	6		35		NC
SYNC	7		34		R/W
	8		33		D0
A0 🗌	9		32		D1
A1	10		31		D2
A2 🗖	11		30		D3
A3 🗖	12		29		D4
A4 🖂	13		28		D5
A5 🗖	14		27		D6
A6 🗖	15		26		D7
A7 🗖	16		25		A15
A8 🗖	17		24		A14
A9 🗖	18		23		A13
A10	19		22		A12
A11	20		21		VSS

## NCR65C02 BLOCK DIAGRAM



Copyright ©1982 by NCR Corporation, Dayton, Ohio, USA

### NCR65C02 ABSOLUTE MAXIMUM RATINGS:

 $(V_{DD} = 5.0 \text{ V} \pm 5\%, V_{SS} = 0 \text{ V}, T_A = 0^{\circ} \text{ to} + 70^{\circ}\text{C})$ 

RATING	SYMBOL	VALUE	UNIT	
SUPPLY VOLTAGE	V <sub>DD</sub>	-0.3 to +7.0	V	
INPUT VOLTAGE	VIN	-0.3 to +7.0	V	
OPERATING TEMP.	TA	0 to + 70	°C	
STORAGE TEMP.	T <sub>STG</sub>	-55 to + 150	°C	

## PIN FUNCTION

PIN	FUNCTION							
A0 - A15	Address Bus							
D0 - D7	Data Bus							
IRQ *	Interrupt Request							
RDY *	Ready							
ML	Memory Lock							
NMI *	Non-Maskable Interrupt							
SYNC	Synchronize							
RES *	Reset							
<u>so</u> •	Set Overflow							
NC	No Connection							
R/W	Read/Write							
VDD	Power Supply (+5V)							
VSS	Internal Logic Ground							
ØO	Clock Input							
01,02	Clock Output							

\*This pin has an optional internal pullup for a No Connect condition.

## DC CHARACTERISTICS

	SYMBOL	MIN.	TYP.	MAX	UNIT	
Input High Voltage						
Ø <sub>0</sub> (IN)	VIH	V <sub>SS</sub> + 2.4	-	V <sub>DD</sub>	V	
Input High Voltage						
RES, NMI, RDY, IRQ, Data, S.O.		V <sub>SS</sub> + 2.0	-	. <del></del>	V	
Input Low Voltage						
Ø <sub>0</sub> (IN)	VIL	V <sub>SS</sub> -0.3	-	V <sub>SS</sub> + 0.4	V	
RES, NMI, RDY, IRQ, Data, S.O.		-	-	V <sub>SS</sub> + 0.8	V	
Input Leakage Current						
(V <sub>IN</sub> = 0 to 5.25V, V <sub>DD</sub> = 5.25V)	LIN					
With pullups		-30	-	+30	μΑ	
Without pullups		-	-	+1.0	μΑ	
Three State (Off State) Input Current						
(V <sub>IN</sub> = 0.4 to 2.4V, V <sub>CC</sub> = 5.25V)		=			1	
Data Lines	ITSI	-	-	10	μA	
Output High Voltage						
$(I_{OH} = -100 \ \mu Adc, V_{DD} = 4.75V$						
SYNC, Data, A0-A15, R/W)	V <sub>OH</sub>	V <sub>SS</sub> + 2.4			V	
Out Low Voltage						
$(I_{OL} = 1.6 \text{mAdc}, V_{DD} = 4.75 \text{V}$						
SYNC, Data, A0-A15, R/W)	VOL		-	V <sub>SS</sub> + 0.4	V	
Supply Current f = 1MHz	IDD	_	-	4	mA	
Supply Current f = 2MHz	IDD	-		8	mA	
Capacitance	С				pF	
$(V_{IN} = 0, T_A = 25^{\circ}C, f = 1MHz)$	GIN			5		
Logic Data	MN	_		10		
A0-A15, R/W, SYNC	Cout	_	-	10		
Ø <sub>0</sub> (IN)	CØ0 (IN)	-	-	10		

### NCR65C02

		1N	Инz	2N	Инz	31		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Delay Time, Ø0 (IN) to Ø2 (OUT)	t <sub>DLY</sub>	2022	60	E.	60	20	60	nS
Delay Time, Ø1 (OUT) to Ø2 (OUT)	t <sub>DLY1</sub>	-20	20	-20	20	-20	20	nS
Cycle Time	tcyc	1.0	5000*	0.50	5000 <sup>*</sup>	0.33	5000*	μs
Clock Pulse Width Low	t <sub>PL</sub>	460	-	220	-	160	-	nS
Clock Pulse Width High	t <sub>PH</sub>	460	-	220	-	160	-	nS
Fall Time, Rise Time	t <sub>F</sub> , t <sub>R</sub>	-	25	-	25	-	25	nS
Address Hold Time	t <sub>AH</sub>	20	-	20	-	0	-	nS
Address Setup Time	t <sub>ADS</sub>	-	225	-	140	-	110	nS
Access Time	tACC	650	-	310	-	170	-	nS
Read Data Hold Time	t <sub>DHR</sub>	10		10	-	10	-	nS
Read Data Setup Time	t <sub>DSU</sub>	100	-	60	-	60	-	nS
Write Data Delay Time	t <sub>MDS</sub>	-	30		30	-	30	nS
Write Data Hold Time	t <sub>DHW</sub>	20	-	20	-	15	-	nS
SO Setup Time	tso	100	-	100	-	100	-	nS
Processor Control Setup Time**	t <sub>PCS</sub>	200	-	150	-	150	-	nS
SYNC Setup Time	tSYNC	s <del></del>	225	-	140	( <b>—</b> ))	100	nS
ML Setup Time	t <sub>ML</sub>	_	225	-	140	—	100	nS
Input Clock Rise/Fall Time	tFØO, tRØO	-	25	-	25		25	nS

## AC CHARACTERISTICS V<sub>DD</sub> = 5.0V ± 5%, T<sub>A</sub> = 0°C to 70°C, Load = 1 TTL + 130 pF

\*NCR65C02 can be held static with Ø2 high.

\*\*This parameter must only be met to guarantee that the signal will be recognized at the current clock cycle.


## MICROPROCESSOR OPERATIONAL ENHANCEMENTS

Function	NMOS 6502 Microprocessor	NCR65C02 Microprocessor					
Indexed addressing across page boundary.	Extra read of invalid address.	Extra read of last instruction byte.					
Execution of invalid op codes.	Some terminate only by reset. Results	All are NOPs (reserved for future use).					
	are undefined.	Op Code	Bytes	Cycles			
		X2	2	2			
		X3, X7, XB, XF	1	1			
		44	2	3			
		54, D4, F4	2	4			
		5C	3	8			
		DC, FC	3	4			
Jump indirect, operand = XXFF.	Page address does not increment.	Page address incr additional cycle.	ements and	d adds on			
Read/modify/write instructions at effective address.	One read and two write cycles.	Two read and one	write cycl	e.			
Decimal flag.	Indeterminate after reset.	Initialized to bina reset and interrup		D=0) after			
Flags after decimal operation.	Invalid N, V and Z flags.	Valid flag adds	one additio	onal cycle			
Interrupt after fetch of BRK instruc- tion,	Interrupt vector is loaded, BRK vector is ignored.	BRK is executed, executed.	BRK is executed, then interrupt is				

## MICROPROCESSOR HARDWARE ENHANCEMENTS

Function	NMOS 6502	NCR65C02
Assertion of Ready RDY during write operations.	Ignored.	Stops processor during Ø2.
Unused input-only pins (IRQ, NMI, RDY, RES, SO).	Must be connected to low impedance signal to avoid noise problems.	Connected internally by a high- resistance to V <sub>DD</sub> (approximately 250 K ohm.)

#### NCR65C02 TIMING DIAGRAM



Note: All timing is referenced from a high voltage of 2.0 volts and a low voltage of 0.8 volts.

## NEW INSTRUCTION MNEMONICS


HEX	MNEMONIC	DESCRIPTION
80	BRA	Branch relative always [Relative]
3A	DEA	Decrement accumulator [Accum]
1A	INA	Increment accumulator [Accum]
DA	PHX	Push X on stack [Implied]
5A	PHY	Push Y on stack [Implied]
FA	PLX	Pull X from stack [Implied]
7A	PLY	Pull Y from stack [Implied]
9C	STZ	Store zero [Absolute]
9E	STZ	Store zero [ABS, X]
64	STZ	Store zero [Zero page]
74	STZ	Store zero [ZPG,X]
1C	TRB	Test and reset memory bits with accumulator [Absolute]
14	TRB	Test and reset memory bits with accumulator [Zero page]
OC	TSB	Test and set memory bits with accumulator [Absolute]
04	TSB	Test and set memory bits with accumulator [Zero page]

## ADDITIONAL INSTRUCTION ADDRESSING MODES

HEX	MNEMONIC	DESCRIPTION
72	ADC	Add memory to accumulator with carry [(ZPG)]
32	AND	"AND" memory with accumulator [(ZPG)]
3C	BIT	Test memory bits with accumulator [ABS, X]
34	BIT	Test memory bits with accumulator [ZPG, X]
D2	CMP	Compare memory and accumulator [(ZPG)]
52	EOR	"Exclusive Or" memory with accumulator [(ZPG)]
7C	JMP	Jump (New addressing mode) [ABS(IND,X)]
B2	LDA	Load accumulator with memory [(ZPG)]
12	ORA	"OR" memory with accumulator [(ZPG)]
F2	SBC	Subtract memory from accumulator with borrow [(ZPG)]
92	STA	Store accumulator in memory [(ZPG)]

### 302 Appendix A: The 65C02 Microprocessor

#### MICROPROCESSOR PROGRAMMING MODEL



### FUNCTIONAL DESCRIPTION

#### **Timing Control**

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

#### **Program Counter**

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

#### Instruction Register and Decode

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register, then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

#### Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

#### Accumulator

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations, and in addition, the accumulator usually contains one of the two data words used in these operations.

NCR65C02

#### Index Registers

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible (see addressing modes).

#### **Stack Pointer**

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack on page one. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI and IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer should be initialized before any interrupts or stack operations occur.

#### **Processor Status Register**

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags (see microprocessor programming model).

#### NCR65C02 ADDRESSING MODES

Fifteen addressing modes are available to the user of the NCR65C02 microprocessor. The addressing modes are described in the following paragraphs:

#### Implied Addressing [Implied]

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

#### Accumulator Addressing [Accum]

This form of addressing is represented with a one byte instruction and implies an operation on the accumulator.

#### Immediate Addressing [Immediate]

With immediate addressing, the operand is contained in the second byte of the instruction; no further memory addressing is required.

#### Absolute Addressing [Absolute]

For absolute addressing, the second byte of the instruction specifies the eight low-order bits of the effective address, while the third byte specifies the eight high-order bits. Therefore, this addressing mode allows access to the total 64K bytes of addressable memory.

#### Zero Page Addressing [Zero Page]

Zero page addressing allows shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. The careful use of zero page addressing can result in significant increase in code efficiency.

#### Absolute Indexed Addressing [ABS, X or ABS, Y]

Absolute indexed addressing is used in conjunction with X or Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields, resulting in reduced coding and execution time.

#### Zero Page Indexed Addressing [ZPG, X or ZPG, Y]

Zero page absolute addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the highorder eight bits of memory, and crossing of page boundaries does not occur.

#### Relative Addressing [Relative]

Relative addressing is used only with branch instructions;

it establishes a destination for the conditional branch. The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

#### Zero Page Indexed Indirect Addressing [(IND, X)]

With zero page indexed indirect addressing (usually referred to as indirect X) the second byte of the instruction is added to the contents of the X index register; the carry is discarded. The result of this addition points to a memory location on page zero whose contents is the loworder eight bits of the effective address. The next memory location in page zero contains the high-order eight bits of the effective address. Both memory locations specifying the high- and low-order bytes of the effective address must be in page zero.

#### \*Absolute Indexed Indirect Addressing [ABS(IND, X)] (Jump Instruction Only)

With absolute indexed indirect addressing the contents of the second and third instruction bytes are added to the X register. The result of this addition, points to a memory location containing the lower-order eight bits of the effective address. The next memory location contains the higher-order eight bits of the effective address.

#### Indirect Indexed Addressing [(IND), Y]

This form of addressing is usually referred to as Indirect, Y. The second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low-order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high-order eight bits of the effective address.

#### \*Zero Page Indirect Addressing [(ZPG)]

In the zero page indirect addressing mode, the second byte of the instruction points to a memory location on page zero containing the low-order byte of the effective address. The next location on page zero contains the high-order byte of the effective address.

#### Absolute Indirect Addressing [(ABS)] (Jump Instruction Only)

The second byte of the instruction contains the low-order eight bits of a memory location. The high-order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low-order byte of the effective address. The next memory location contains the high-order byte of the effective address which is loaded into the 16 bit program counter.

NOTE: \* = New Address Modes

### NCR65C02

#### SIGNAL DESCRIPTION

#### Address Bus (A0-A15)

A0-A15 forms a 16-bit address bus for memory and I/O exchanges on the data bus. The output of each address line is TTL compatible, capable of driving one standard TTL load and 130 pF.

#### Clocks (Ø0, Ø1, and Ø2)

 $\emptyset_0$  is a TTL level input that is used to generate the internal clocks in the 6502. Two full level output clocks are generated by the 6502. The  $\emptyset_2$  clock output is in phase with  $\emptyset_0$ . The  $\emptyset_1$  output pin is 180° out of phase with  $\emptyset_0$ . (See timing diagram.)

#### Data Bus (D0-D7)

The data lines (D0-D7) constitute an 8-bit bidirectional data bus used for data exchanges to and from the device and peripherals. The outputs are three-state buffers capable of driving one TTL load and 130 pF.

#### Interrupt Request (IRQ)

This TTL compatible input requests that an interrupt sequence begin within the microprocessor. The IRQ is sampled during  $\emptyset_2$  operation; if the interrupt flag in the processor status register is zero, the current instruction is completed and the interrupt sequence begins during  $\emptyset_1$ . The program counter and processor status register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further IRQs may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be used for proper wire OR operation.

#### Memory Lock (ML)

In a multiprocessor system, the ML output indicates the need to defer the rearbitration of the next bus cycle to ensure the integrity of read-modify-write instructions. ML goes low during ASL, DEC, INC, LSR, ROL, ROR, TRB, TSB memory referencing instructions. This signal is low for the modify and write cycles.

#### Non-Maskable Interrupt (NMI)

A negative-going edge on this input requests that a nonmaskable interrupt sequence be generated within the microprocessor. The NMI is sampled during  $\emptyset_2$ ; the current instruction is completed and the interrupt sequence begins during  $\emptyset_1$ . The program counter is loaded with the interrupt vector from locations FFFA (low byte) and FFFB (high byte), thereby transferring program control to the non-maskable interrupt routine.

Note: Since this interrupt is non-maskable, another  $\overline{\text{NMI}}$  can occur before the first is finished. Care should be taken when using  $\overline{\text{NMI}}$  to avoid this.

#### Ready (RDY)

This input allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state, during or coincident with phase one ( $\emptyset$ 1), will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two ( $\emptyset$ 2) in which the ready signal is low. This feature allows microprocessor interfacing with low-speed memory as well as direct memory access (DMA).

#### Reset (RES)

This input is used to reset the microprocessor. Reset must be held low for at least two clock cycles after VDD reaches operating voltage from a power down. A positive transistion on this pin will then cause an initialization sequence to begin. Likewise, after the system has been operating, a low on this line of at least two cycles will cease microprocessing activity\_followed by initialization after the positive edge on RES.

When a positive edge is detected, there is an initialization sequence lasting six clock cycles. Then the interrupt mask flag is set, the decimal mode is cleared, and the program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the start location for program control. This input should be high in normal operation.

#### Read/Write (R/W)

This signal is normally in the high state indicating that the microprocessor is reading data from memory or I/O bus. In the low state the data bus has valid data from the microprocessor to be stored at the addressed memory location.

#### Set Overflow (SO)

A negative transition on this line sets the overflow bit in the status code register. The signal is sampled on the trailing edge of  $\emptyset_1$ .

#### Synchronize (SYNC)

This output line is provided to identify those cycles during which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\emptyset_1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\emptyset_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

#### NCR65C02 INSTRUCTION SET — ALPHABETICAL SEQUENCE

- Add Memory to Accumulator with Carry "AND" Memory with Accumulator ADC AND
- ASL Shift One Bit Left BCC Branch on Carry C
- BCC Branch on Carry Clear BCS Branch on Carry Set
- BEQ Branch on Result Zero
- BIT Test Memory Bits with Accumulator BMI Branch on Result Minus
- BNE Branch on Result not Zero
- BPL Branch on Result Plus
- BRA Branch Always
- BRK Force Break
- BVC Branch on Overflow Clear
- BVS Branch on Overflow Set Clear Carry Flag Clear Decimal Mode
- CLD
- CLI Clear Interrupt Disable Bit CLV Clear Overflow Flag CMP Compare Memory and Accumulator
- CPX Compare Memory and Index X CPY Compare Memory and Index Y \* DEA Decrement Accumulator

- DEC Decrement by One

- DEX Decrement Index X by One DEY Decrement Index Y by One EOR "Exclusive-or" Memory with Accumulator
- · INA Increment Accumulator
- INC
- Increment by One Increment Index X by One Increment Index Y by One INX INY
- JMP Jump to New Location
- JSR
- Jump to New Location Saving Return Address Load Accumulator with Memory LDA

MICROPROCESSOR OP CODE TABLE

- Load Index X with Memory Load Index Y with Memory LDX LDY
- ISR Shift One Bit Right
- NOP No Operation
- ORA "OR" Memory with Accumulator
- PHA Push Accumulator on Stack
- PHP Push Processor Status on Stack
- PHX Push Index X on Stack · PHY Push Index Y on Stack
- PLA Pull Accumulator from Stack Pull Processor Status from Stack
- \* PLX Pull Index X from Stack Pull Index Y from Stack
- + PLY
- ROL Rotate One Bit Left
- ROR Rotate One Bit Right
- RTI Return from Interrupt
- **RTS** Return from Subroutine SBC Subtract Memory from Accumulator with Borrow
- SEC Set Carry Flag
- SED Set Decimal Mode
- SEI Set Interrupt Disable Bit
- STA Store Accumulator in Memory
- Store Index X in Memory Store Index Y in Memory Store Zero in Memory STX

- STY Store Index X in Memory STZ Store Index Y in Memory \*STZ Store Zero in Memory TAX Transfer Accumulator to Index X TAY Transfer Accumulator to Index Y \*TRB Test and Reset Memory Bits with Accumulator
- TBS Test and Set Memory Bits with Accumulator TSS Test and Set Memory Bits with Accumulator TSX Transfer Stack Pointer to Index X TXA Transfer Index X to Accumulator TXS Transfer Index X to Stack Pointer TYA Transfer Index Y to Accumulator . TSB

SD	0	1	2	3	4	5	6	7	8	9	A	в	с	D	Е	F	
0	BRK	ORA ind, X			TSB* zpg	ORA zpg	ASL zpg		РНР	ORA imm	ASL A		TSB* abs	ORA abs	ASL abs		0
1	BPL rel	ORA ind, Y	ORA+† (zpg)		TRB* zpg	ORA zpg, X	ASL zpg, X		CLC	ORA abs, Y	INA* A		TRB* abs	ORA abs, X	ASL abs, X		1
2	JSR abs	AND ind, X			BIT zpg	AND zpg	ROL zpg		PLP	AND	ROL		BIT abs	AND abs	ROL abs		2
3	BMI rel	AND ind, Y	AND*† (zpg)		BIT* zpg, X	AND zpg, X	ROL zpg, X		SEC	AND abs, Y	DEA* A		BIT*† abs. X	AND abs, X	ROL abs, X		3
4	RTI	EOR ind, X				EOR zpg	LSR zpg		РНА	EOR	LSR A		JMP abs	EOR abs	LSR abs		4
5	BVC rel	EOR ind, Y	EOR • † (zpg)			EOR zpg, X	LSR zpg, X		CLI	EOR abs, Y	РНҮ•			EOR abs, X	LSR abs, X		5
6	RTS	ADC ind, X			STZ* zpg	ADC zpg	ROR zpg		PLA	ADC	ROR		JMP (abs)	ADC abs	ROR abs		6
7	BVS rel	ADC ind, Y	ADC • †		STZ* zpg, X	ADC zpg, X	ROR zpg, X		SEI	ADC abs, Y	PLY.		JMP+† abs (ind, X)	ADC abs, X	ROR abs, X		7
8	BRA* rel	STA ind, X			STY zpg	STA zpg	STX zpg		DEY	BIT*	TXA		STY abs	STA abs	STX abs		8
9	BCC rel	STA ind, Y	STA • † (zpg)		STY zpg, X	STA zpg, X	STX zpg, Y		TYA	STA abs, Y	TXS		STZ* abs	STA abs, X	STZ* abs, X		9
A	LDY	LDA ind, X	LDX		LDY zpg	LDA zpg	LDX zpg		TAY	LDA imm	TAX		LDY abs	LDA abs	LDX abs		A
в	BCS rel	LDA ind, Y	LDA•† (zpg)		LDY zpg, X	LDA zpg, X	LDX zpg, Y		CLV	LDA abs, Y	TSX		LDY abs, X	LDA abs, X	LDX abs, Y		B
С	CPY	CMP ind, X			CPY zpg	CMP zpg	DEC zpg		INY	CMP	DEX		CPY abs	CMP abs	DEC abs		C
D	BNE rel	CMP ind, Y	CMP+† (zpg)			CMP zpg, X	DEC zpg, X		CLD	CMP abs, Y	рнх.			CMP abs, X	DEC abs, X		0
E	CPX imm	SBC ind, X			CPX zpg	SBC			INX	SBC	NOP		CPX abs	SBC abs	INC abs		E
F	BEQ rel	SBC ind, Y	SBC+† (zpg)			SBC zpg, X	INC zpg, X		SED	SBC abs, Y	PLX*			SBC abs, X	INC abs, X		F
	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F	

Note: \* = New OP Codes

Note: † = New Address Modes

Note: \* = New Instruction

NCR65C02

## OPERATIONAL CODES, EXECUTION TIME, AND MEMORY REQUIREMENTS

					A				RO GE		cu	л	PLI			(IN X)			ND) Y		ZPG	. ×	ZPC	3, Y	A	BS,	×	AB	5, Y		LA	. 0	ABS	5)		BS D, X	) (;	ZP	3)	s				OR		
MNE	OPERATION		OP		0			OP					OP			P			_		OP r		OP					OP		OP		#OF	,		OP			P _		7	6	5 4	3	21	0	MNE
ADC AND ASL BCC	$A + M + C + A$ (1, $A \wedge M + A$ (1) $C + (7 - 9) + 0$ (1)           Branch if C=0         (2)           Branch if C=1         (2)	3)	-	222	6C 2C	4	3	65 25	3 2		T		5							2 2	75 4	4 2	U.		70 30 18	4	333	79 39	4 3	90	2	2					72			222	<b>v</b>			. 2	2 C	ADC AND ASL BCC BCS
BNE	$\begin{array}{llllllllllllllllllllllllllllllllllll$	5)	89	2 2	20	4	3	24	3 2	2										:	34	4 2			30	4	3			30 D0	2	2									· M6 ·		•	. 2		BEQ BIT BMI BNE BPL
BVC BVS	Branch Always (2) Break Branch if V=0 (2) Branch if V=1 (2) 0 + C													2																50	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2										. 1			0	BRA BRK BVC BVS CLC
CLI CLV CMP CPX	0 + V A - M (1) X - M		C9 E0										D8 58 88	2		;1 6	5 2	D	5	2	D5 -	4 2			DI	04	3	D9	4 3								D	2 5	5 2		ò			. 2		CLD CLI CLV CMP CPX
DEC DEX DEY	Y - M A - 1 + A M - 1 + M (1) X - 1 + X Y - 1 + Y		C0		CE	6	3	C6	5 :	2 3/	4	2 1	CA 88	222							D6				D	E 6	3													2 2 2 2 2				. 2	Z .	CPY DEA DEC DEX DEY
INA INC INX	A ¥ M + A A + 1 + A M + 1 + M (1) X + 1 + X Y + 1 + Y		49	2 2				45 E6		11	4	2 1	E8 C8	222	1	11 6	5 2	51	5		55 -					6 4		59	4 3								5	2 5	5 2	22222				. 2	Z . Z .	EOR INA INC INX INY
LDX	Jump to new loc Jump Subroutine M + A (1) M + X (1) M + Y (1)		A9 A2 A0	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	20 2 A 1 2 A 1 2 A 1 2 A 1		3	A5 A6 A4	3	2						11	6 2	B	5		85 84		<b>B6</b>	4				89 8E				6	C 6	3	70	6		2 5	5 2	222					Z . Z .	JMP JSR LDA LDX LDY
ORA PHA	0 + 7 = 0 + C (1) PC + 1 + PC $A \lor M + A$ (1) $A + M_{5} S \cdot 1 + S$ $P + M_{5} S \cdot 1 + S$	1	09	2 2				46 05		2 4.	A :	2 1		2 3 3	10	01	6 2	11	5		15						3	19	4 3								1	2 5	5 2	0 N					z c	LSR NOP ORA PHA PHP
PHY PLA PLP	$X + M_s$ S - 1 + S Y + M_s S - 1 + S S + 1 + S M <sub>s</sub> + A S + 1 + S M <sub>s</sub> + P S + 1 + S M <sub>s</sub> + X												DA 5A 68 28 FA	3 4 4	1 1 1																									2 2 2		. 1	1 D		z. zc	PHX PHY PLA PLP PLX
ROL ROR RTI		(1) (1)			28 68	E 6	5 3 5 3	26 66	5 5	2 2	4	2 1		4 6 6	1						36 76						53													NN	v					PLY ROL ROR RTI RTS
SED SEI	1 • C 1 • D	3)	E9	2 2				E5					38 F8 78	2 2 2	1						F5 95							F9											5 2		•			1	. 1	SBC SEC SED SEI STA
STZ TAX	X * M Y * M OO * M A * X A * Y				80	c 4	13	86 84 64	3	2			AA A8	22	1						94 74			4	2	T	5 3												Ī						:	STX STY STZ TAX TAY
TSB TSX TXA	Ā∧M+M (4) ∧∨M+M (4) S+X X+A X+S				10		53	14	5	2			ВА 8А 9А	2	1 1 1 1																						T		T							TRB TSB TSX TXA TXS
TYA	Y • A			T		1	t				1	T	98	+ +	1		1		1	Ħ				Ħ		1	1		Ħ	t	t	T	+	t		Ħ	t	1	t	N				. 2	ż.	TYA

Notes:

1.	Add	1 to "n'	' if page	boundary	is crossed.
----	-----	----------	-----------	----------	-------------

2. Add 1 to "n" if branch occurs to same page.

Add 2 to "n" if branch occurs to different page. 3. Add 1 to "n" if decimal mode.

4. V bit equals memory bit 6 prior to execution. N bit equals memory bit 7 prior to execution.

\*5. The immediate addressing mode of the BIT instruction leaves bits 6 & 7 (V & N) in the Processor Status Code Register unchanged.

X Index X

Y Index Y A Accumulator

M Memory per effective address

Ms Memory per stack pointer

+ Add \_ Subtract Λ And

+ Exclusive or

V Or

n No. Cycles # No. Bytes M6 Memory bit 6 M7 Memory bit 7



## Memory Map

This appendix lists all important RAM and hardware locations in address order and briefly describes them. Appendix C contains a similar list for important firmware addresses.

The tables in this appendix list addresses in either two or three forms: the hexadecimal form (preceded by a dollar sign) for use in assembly language; the decimal form for use in Applesoft BASIC; and (for numbers greater than 32,767) the complementary decimal value for use in Apple Integer BASIC.

## Page \$00

Table B-1 lists the zero page addresses in hexadecimal and decimal form, followed by symbols denoting the firmware or system software that uses them.

- $\square$  *M* denotes the monitor.
- $\Box$  A denotes Apples of BASIC.
- $\Box$  I denotes Integer BASIC.
- $\Box$  D denotes DOS 3.3.
- P denotes ProDOS. Locations whose contents ProDOS saves and restores afterward have a P in parentheses, indicating that ProDOS has no net effect on them.

**Table B-1** Page \$00 use

Hex	Dec	Used	by	Hex	Dec	Used	by
\$00	0	Α		\$30	48	М	
\$01	1	Α		\$31	49	Μ	
\$02	2	Α		\$32	50	М	
\$03	3	Α		\$33	51	М	
\$04	4	Α		\$34	52	Μ	
\$05	5	Α		\$35	53	М	D
\$06	6			\$36	54	М	D
\$07	7			\$37	55	М	D
\$08	8			\$38	56	Μ	D
\$09	9			\$39	57	Μ	D
\$0A	10	Α		\$3A	58	М	Р
\$0B	11	A		\$3B	59	М	Р
\$0C	12	Α		\$3C	60	М	Р
\$0D	13	Α		\$3D	61	М	Р
\$0E	14	Α		\$3E	62	М	DΡ
\$0F	15	Α		\$3F	63	М	DΡ
\$10	16	Α		\$40	64	М	D (P
\$11	17	Α		\$41	65	М	D (P
\$12	18	Α		\$42	66	М	D (P
\$13	19	Α		\$43	67	М	D (P
\$14	20	Α		\$44	68	М	D (P
\$15	21	Α		\$45	69	М	D (P
\$16	22	Α		\$46	70	М	D (P
\$17	23	Α		\$47	71	М	D (P
\$18	24	Α		\$48	72	М	D (P
\$19	25			\$49	73	М	(P
\$1A	26			\$4A	74	Ι	D (P
\$1B	27			\$4B	75	Ι	D (P
\$1C	28			\$4C	76	Ι	D (P
\$1D	29			\$4D	77	I	D (P
\$1F	31			\$4F	79	М	
\$25	37	М		\$55	85	ΜA	Ι
\$26	38	М	D	\$56	86	Α	
\$27	39	М	D	\$57	87	Α	
\$28	40	М	D	\$58	88	Α	
\$29	41	М	D	\$59	89	A	
\$2A	42	М	D	\$5A	90	A	
\$2B	43	M	D	\$5B	91	A	
\$2C	44	M	D	\$5C	92	A	
\$2D	45	М	D	\$5D	93	A	
\$2E	46	M	D	\$5E	94	A	
\$2F	47	M	D	\$5F	95	A	

Hex	Dec	Used by	Hex	Dec	Used by
\$60	96	ΑΙ	\$90	144	A I
\$61	97	ΑΙ	\$91	145	ΑΙ
\$62	98	ΑΙ	\$92	146	ΑI
\$63	99	ΑΙ	\$93	147	A I
\$64	100	ΑΙ	\$94	148	ΑĪ
\$65	101	ΑΙ	\$95	149	A I
\$66	102	ΑΙ	\$96	150	ΑΙ
\$67	103	AID	\$97	151	ΑΙ
\$68	104	AID	\$98	152	ΑΙ
\$69	105	AID	\$99	153	ΑΙ
\$6A	106	AID	\$9A	154	ΑΙ
\$6B	107	ΑΙ	\$9B	155	ΑI
\$6C	108	ΑΙ	\$9C	156	ΑΙ
\$6D	109	ΑΙ	\$9D	157	ΑI
\$6E	110	ΑΙ	\$9E	158	ΑI
\$6F	111	AID	\$9F	159	ΑΙ
\$70	112	AID	\$A0	160	ΑI
\$71	113	ΑΙ	\$A1	161	A I
\$72	114	ΑΙ	\$A2	162	ΑΙ
\$73	115	ΑΙ	\$A3	163	ΑΙ
\$74	116	ΑΙ	\$A4	164	A I
\$75	117	ΑΙ	\$A5	165	ΑΙ
\$76	118	ΑΙ	\$A6	166	Αİ
\$77	119	ΑΙ	\$A7	167	ΑΙ
\$78	120	ΑΙ	\$A8	168	ΑΙ
\$79	121	ΑΙ	\$A9	169	ΑΙ
\$7A	122	ΑΙ	\$AA	170	ΑΙ
\$7B	· 123	ΑΙ	\$AB	171	ΑΙ
\$7C	124	ΑΙ	\$AC	172	ΑI
\$7D	125	ΑΙ	\$AD	173	ΑI
\$7E	126	ΑΙ	\$AE	174	ΑI
\$7F	127	ΑI	\$AF	175	AI
\$80	128	ΑΙ	\$B0	176	AI
\$81	129	ΑΙ	\$B1	177	ΑI
\$82	130	ΑI	\$B2	178	ΑI
\$83	131	ΑΙ	\$B3	179	ΑI
\$84	132	ΑΙ	\$B4	180	ΑI
\$85	133	ΑΙ	\$B5	181	A I
\$86	134	AI	\$B6	182	ΑI
\$87	135	ΑΙ	\$B7	183	ΑI
\$88	136	ΑΙ	\$B8	184	ΑI
\$89	137	ΑΙ	\$B9	185	ΑI

Table	B-1	(continued)
Page	\$00	use

Table	B-1	(continued)
Page	\$00	Use

Hex	Dec	Used by	Hex	Dec	Used by
\$8A	138	ΑΙ	\$BA	186	A I
\$8B	139	ΑΙ	\$BB	187	ΑΙ
\$8C	140	A I	\$BC	188	ΑΙ
\$8D	141	ΑΙ	\$BD	189	ΑΙ
\$8E	142	ΑΙ	\$BE	190	ΑΙ
\$8F	143	ΑΙ	\$BF	191	ΑΙ
\$C0	192	ΑΙ	\$E0	224	Α
\$C1	193	A I	\$E1	225	A
\$C2	194	AI	\$E2	226	Α
\$C3	195	ΑΙ	\$E3	227	
\$C4	196	ΑΙ	\$E4	228	Α
\$C5	197	AI	\$E5	229	Α
\$C6	198	ΑΙ	\$E6	230	Α
\$C7	199	ΑΙ	\$E7	231	Α
\$C8	200	ΑΙ	\$E8	232	Α
\$C9	201	ΑΙ	\$E9	233	Α
\$CA	202	AID	\$EA	234	Α
\$CB	203	AID	\$EB	235	
\$CC	204	AID	\$EC	236	
\$CD	205	AID	\$ED	237	
\$CE	206	I	\$EE	238	
CF	207	Ι	\$EF	239	
5D0	208	ΑΙ	\$F0	240	Α
\$D1	209	ΑΙ	\$F1	241	Α
SD2	210	ΑΙ	\$F2	242	Α
\$D3	211	ΑΙ	\$F3	243	Α
\$D4	212	ΑΙ	\$F4	244	Α
5D5	213	ΑΙ	\$F5	245	Α
\$D6	214	Ι	\$F6	246	Α
\$D7	215	Ι	\$F7	247	Α
\$D8	216	AID	\$F8	248	Α
\$D9	217	ΑΙ	\$F9	249	
\$DA	218	ΑΙ	\$FA	250	
\$DB	219	ΑΙ	\$FB	251	
\$DC	220	ΑΙ	\$FC	252	
\$DD	221	ΑΙ	\$FD	253	
\$DE	222	ΑΙ	\$FE	254	
<b>D</b> F	223	ΑΙ	\$FF	255	

## Page \$03

Most of page \$03 is available for small machine-language programs. The built-in Monitor uses the top 16 addresses of page \$03, as shown in Figure B-2; the XFer routine uses locations \$03ED and \$03EE. If you are using DOS or ProDOS, it also uses the 32 locations \$03D0 through \$03EF.

## Table B-2

Page \$	03 use
---------	--------

, ago v								
Hex	Dec	Use						
\$03F0	1008	Address of BRK request handler (normally \$59,						
\$03F1	1009	\$FA)						
\$03F2	1010	Reset vector						
\$03F3	1011							
\$03F4	1012	Power-up byte (see text)						
\$03F5	1013	Jump instruction to Applesoft &-command						
\$03F6	1014	handler (initially \$4C, \$58, \$FF)						
\$03F7	1015							
\$03F8	1016	Jump instruction to user Control-Y command						
\$03F9	1017	handler						
\$03FA	1018							
\$03FB	1019	Jump instruction to NMI interrupt handler						
\$03FC	1020	(not used by Apple IIc)						
\$03FD	1021	te • • • • • • • • • • • • • • • • • • •						
\$03FE	1022	Address of user IRQ interrupt handler						
\$03FF	1023	Contraction of the postantic particular contraction of the contraction						

## Screen holes

One result of the way the Apple IIc hardware maps display memory on the screen is that groups of 8 memory addresses are left over in 16 areas of the text and low-resolution display pages—8 areas in main RAM and 8 in auxiliary RAM. The firmware uses for these 128 bytes are shown in Tables B-3 and B-4.

## Memory expansion

The version of the Apple IIc that supports the memory expansion card uses some of the screen holes differently than earlier versions. Where they differ, the memory expansion ROM assignments are given in parentheses in Tables B-3 and B-4 following the original and UniDisk 3.5 assignments.

### Table B-3

Hex	Dec	Description
\$0478	1144	Mouse port: low byte of clamping minimum
\$0479	1145	Reserved for serial port 1
\$047A	1146	Reserved for serial port 2
\$047B	1147	Reserved
\$047C	1148	Low byte of X coordinate (Reserved)
\$047D	1149	Reserved for mouse port
\$047E	1150	Reserved
\$047F	1151	Reserved (Low byte of X coordinate)
\$04F8	1272	Mouse port: low byte of clamping maximum
\$04F9	1273	Reserved for serial port 1
\$04FA	1274	Reserved for serial port 2
\$04FB	1275	Reserved
\$04FC	1276	Low byte of Y coordinate (Reserved)
\$04FD	1277	Reserved for mouse port
\$04FE	1278	Reserved
\$04FF	1279	Reserved (Low byte of Y coordinate)
\$0578	1400	Mouse port: high byte of clamping minimum
\$0579	1401	Port 1 printer width (1–255; 0 = unlimited)
\$057A	1402	Port 2 line length $(1-255; 0 = unlimited)$
\$057B	1403	Cursor horizontal position (80-column display)
\$057C	1404	High byte of X coordinate (Reserved)
\$057D	1405	Reserved for mouse port
\$057E	1406	Reserved
\$057F	1407	Reserved (High byte of X coordinate)
\$05F8	1528	Mouse port: high byte of clamping maximum
\$05F9	1529	Port 1 temporary storage location
\$05FA	1530	Port 2 temporary storage location
\$Q5FB	1531	Reserved
\$05FC	1532	High byte of Y coordinate (Reserved)
\$05FD	1533	Reserved for mouse port
\$05FE	1534	Reserved
\$05FF	1535	Reserved (High byte of Y coordinate)

## Table B-3 (continued)Main memory screen hole allocations

Hex	Dec	Description
\$0678	1656	Reserved
\$0679	1657	Indicates when port 1 firmware is parsing a
		command
\$067A	1658	Indicates when port 2 firmware is parsing a
		command
\$067B	1659	Reserved
\$067C	1660	Mouse port: reserved (Reserved)
\$067D	1661	Reserved for mouse port
\$067E	1662	Reserved
\$067F	1663	Reserved (Mouse port: reserved)
\$06F8	1784	Reserved
\$06F9	1785	Current port 1 command character
\$06FA	1786	Current port 2 command character
\$06FB	1787	Reserved
\$06FC	1788	Mouse port: reserved (Reserved)
\$06FD	1789	Reserved for mouse port
\$06FE	1790	Reserved
\$06FF	1791	Reserved (Mouse port: reserved)
\$0778	1912	DEVNO: \$n0 = current active port number x 16
\$0779	1913	Port 1 flags for echo and auto line feed
\$077A	1914	Port 2 flags for each and auto line feed
\$077B	1915	Reserved
\$077C	1916	Mouse port status byte (Reserved)
\$077D	1917	Reserved for mouse port
\$077E	1918	Reserved
\$077F	1919	Reserved (Mouse port status byte)
\$07F8	2040	MSLOT: owner of \$C800-\$CFFF (\$C3, video)
\$07F9	2041	Port 1 current printer column
\$07FA	2042	Port 2 current line position
\$07FB	2043	Reserved
\$07FC	2044	Mouse port mode byte (Reserved)
\$07FD	2045	Reserved for mouse port
\$07FE	2046	Reserved
<b>~~</b> / <b>~</b>		

 Table B-4

 Auxiliary memory screen hole allocations

Hex	Dec	Description
\$0478	1144	Initial port 1 ACIA control register values (\$9E)
\$0479	1145	Initial port 1 ACIA command register values (\$0B)
\$047A	1146	Initial port 1 characteristics flags (\$40)
\$047B	1147	Initial port 1 printer width (\$50)
\$047C	1148	Initial port 2 ACIA control register values (\$16)
\$047D	1149	Initial port 2 ACIA command register values (\$0B)
\$047E	1150	Initial port 2 characteristics flags (\$01)
\$047F	1151	Initial port 2 line length (\$00)
\$04F8	1272	
through		Reserved
\$04FF	1279	
\$0578	1400	
through		Reserved
\$057F	1407	
\$05F8	1528	
through	1/10	Reserved
\$05FF	1535	
\$0678	1656	
through	10,0	Reserved
\$067F	1663	
\$06F8	1784	
through	1/01	Reserved
\$06FF	1791	
¢0770		
\$0778 through	1912	Reserved
\$077F	1919	IVE3CI VEU
\$07F8	2040	
through	20 (7	Reserved
\$07FF	2047	

## The hardware page

Tables B-5 through B-9 list all the hardware locations available for use in the Apple IIc. These tables have a column at the left that is not present in other tables. This column, labeled *RW*, indicates the action to take at a particular location.

- $\square$  *R* means read.
- $\square$  RR means read twice in succession.
- R7 means read the byte and then check bit 7; in the use column,
   "See if..." refers to the condition represented by bit 7 = 1, unless otherwise specified. Bit 7 has a value of \$80, so if the contents of the location are greater than or equal to \$80, the bit is on.

Another way to test bit 7 (the sign bit) is with a BIT instruction, followed by BPL (bit 7 was 0) or BMI (bit 7 was 1).

- □ *R*/*W* means to either read or write. For writing, the value is unimportant.
- $\square$  W means to write only. The value is unimportant.
- $\square$  N means not to read or write, because the location is reserved.

An address of the form \$C00x refers to the 16 locations from \$C000 through \$C00F. Labels, when they are shown, are simply memory aids. Some of them correspond to the labels at those addresses in the firmware, others do not. Your program will have to assign a label for it anyway.

Table B-5	
Addresses	\$C000-\$C03F

RW	Hex	Dec	Neg dec	Label	Use
R	\$C00x			KStrb	Read keyboard data (bits 0-6) and strobe (bit 7)
W	\$C000	49152	-16384	80Store	Off: Page2 switches Page 1 and 2
W	\$C001	49153	-16383	80Store	On: Page2 switches Page 1 and 1X
W	\$C002	49154	-16382	RAMRd	Off: Read main 48K RAM
W	\$C004	49156	-16380	RAMWrt	Off: Write in main 48K RAM
W	\$C005	49157	-16379	RAMWrt	On: Write in auxiliary 48K RAM
W	\$C006	49158	-16378		Reserved
W	\$C007	49159	-16377		Reserved
W	\$C008	49160	-16376	AltZP	Off: Use main P0, P1, bank-switched RAM
W	\$C009	49161	-16375	AltZP	On: Use auxiliary P0, P1, bank-switched RAM
W	\$C00A	49162	-16374		Reserved
W	\$C00B	49163	-16373		Reserved
W	\$C00C	49164	-16372	80Col	Off: 40-column display

Table B-5 (continued)Addresses \$C000-\$C03F

RW	Hex	Dec	Neg dec	Label	Use		
W	\$C00D	49165	-16371	80Col	On: 80-column display		
W	\$C00E	49166	-16270	AltChar	Off: Display primary character set		
W	\$C00F	49167	-16369	AltChar	On: Display alternate character set		
W	\$C01x				Clear keyboard strobe (\$C00x bit 7)		
R7	\$C010	49168	-16368	AKD	See if any key now down; clear strobe		
R7	\$C011	49169	-16367	RdBnk2	See if using \$D000 bank 2 (or 1)		
R7	\$C012	49170	-16366	RdLCRAM	See if reading RAM (or ROM).		
R7	\$C013	49171	-16365	RdRAMRd	See if reading auxiliary 48K RAM (or main)		
R7	\$C014	49172	-16364	RdRAMWrt	See if writing auxiliary 48K RAM (or main)		
R	\$C015	49173	-16363	RstXInt	Reset mouse X0 interrupt		
R7	\$C016	49174	-16362	RdAltZP	See if auxiliary P0, P1 and bank-switched RAM		
R	\$C017	49175	-16361	RstYInt	Reset mouse Y interrupt		
R7	\$C018	49176	-16360	Rd80Store	See if 80Store on (or off)		
R7	\$C019	49177	-16359	RstVBl	See if VBIInt off (1); reset it		
R7	\$C01A	49178	-16358	RdTEXT	See if text (or graphics)		
R7	\$C01B	49179	-16357	RdMIXED	See if mixed mode switch on		
R7	\$C01C	49180	-16356	RdPage2	See if Page 2/1X selected (or 1)		
R7	\$C01D	49181	-16355	RdHiRes	See if high-resolution switch on		
R7	\$C01E	49182	-16354	RdAltChar	See if alternate character set (or primary)		
R7	\$C01F	49183	-16353	Rd80Col	See if 80-column hardware on		
Ν	\$C020	49184	-16352				
	through				Reserved (read and write)		
Ν	\$C02F	49199	-16337				
W	\$C030	49200	-16336	Reserved			
R	\$C030	49200	-16336		Toggle speaker		
Ν	\$C031	49201	-16335				
	through				Reserved (read and write)		
Ν	\$C03F	49215	-16321				

Table B-6 Addresses \$C040-\$C05F

RW	Hex	Dec	Neg dec	Label	Use
R7	\$C040	49216	-16320	RdXYMsk	See if X0/Y0 mask set
R7	\$C041	49217	-16319	RdVBlMsk	See if VBL mask set
R7	\$C042	49218	-16318	RdX0Edge	See if interrupt on falling X0 edge
87	\$C043	49219	-16317	RdY0Edge	See if interrupt on falling Y0 edge
J	\$C044	49220	-16316		Reserved
N	\$C045	49221	-16315)		Reserved
V	\$C046	49222	-16314		Reserved
V	\$C047	49223	-16313		Reserved
2	\$C048	49224	-16312	RstXY	Reset X0/Y0 interrupt flags
J	\$C049	49225	-16311		Reserved
J	\$C04A	49226	-16310		Reserved
V	\$C04B	49227	-16309		Reserved
J	\$C04C	49228	-16308		Reserved
1	\$C04D	49229	-16307		Reserved
J	\$C04E	49230	-16306		Reserved
J	\$C04F	49231	-16305		Reserved
R/W	\$C050	49232	-16304	TEXT	Off: Graphics display
/W	\$C051	49233	-16303	TEXT	On: Text display
/W	\$C052	49234	-16302	MIXED	Off: Text or graphics only
w/w	\$C053	49235	-16301	MIXED	On: Combination text and graphics
/W	\$C054	49236	-16300	Page2	Off: Use Page 1
R/W	\$C055	49237	-16299	Page2	On: Display Page 2 (80Store off); store to Page 1X (80Store on)
R/W	\$C056	49238	-16298	HiRes	Off: Low resolution
R/W	\$C057	49239	-16297	HiRes	On: High resolution; double if 80Col and DHiRes on
1	\$C058	49240	-16296		Reserved if IOUDis on (\$C07E bit 7=1)
/w	40090	.,=	102/0	DisX	Disable (mask) mouse X0/Y0 interrupts
J	\$C059	49241	-16295	2.011	Reserved if IOUDis on
/W	40000	-/		EnbXY	Enable (allow) mouse X0/Y0 interrupts
J	\$C05A	49242	-16294		Reserved if IOUDis on
/W	4			DisVBl	Disable (mask) VBL interrupts
J	\$C05B	49243	-16293	210.21	Reserved if IOUDis on
w/w	<i><b>4</b>0072</i>	.,2.,5	102/5	EnVBl	Enable (allow) VBL interrupts
1	\$C05C	49244	-16292	2	Reserved if IOUDis on
./W	<i><b>4</b>0090</i>	.,=	102/2	X0Edge	Interrupt on rising edge of X0
Ţ	\$C05D	49245	-1629	NoLuge	Reserved if IOUDis on
/w	Ψ CO JD	1,21)	102)	X0Edge	Interrupt on falling edge of X0
/w	\$C05E	49246	-16290	DHiRes	If IOUDis on: Set double high-resolution
/w	4007D	1/210	104/0	Y0Edge	If IOUDis off: Interrupt on rising Y0
z/w	\$C05F	49247	-16289	DHiRes	If IOUDis on: Clear double high-resolution
/w	400JI	1/41/	10207	Y0Edge	If IOUDis off: Interrupt on falling Y0
18					a toobio on, monupi on failing to
Q	1000	ndiv D. M	emory Man		

318 Appendix B: Memory Map

## Table B-7 Addresses \$C060-\$C07F

		,			
RW	Hex	Dec	Neg dec	Label	Use
W	\$C06x				Reserved (write)
R7	\$C060	4924	-16288	Rd80Sw	See if 80/40 switch down (= 40)
R7	\$C061	49249	-16287	RdBtn0	See if mouse button/Open-Apple pressed
R7	\$C062	49250	-16286	RdBtn1	See if switch 1/Solid Apple pressed
R7	\$C063	49251	-16285	Rd63	See if mouse button not pressed
R7	\$C064	49252	-16284	Pdl0	See if hand control button 0 pressed
R7	\$C065	49253	-16283	Pdl1	See if hand control button 1 pressed
R7	\$C066	49254	-16282	MouX1	See if mouse X1 (direction) is high
R7	\$C067	49255	-16281	MouY1	See if mouse Y1 (direction) is high
Ν	\$C068	49256	-16280		
	through				Reserved (write and read)
Ν	\$C06F	49263	-16273		
R/W	\$C07x				Trigger paddle timer; reset VBlInt; however, some \$C07x are reserved
R/W	\$C070	49264	-16272	PTrig	Designated trigger or reset location
N/W	\$C070 \$C071	49264	-16272	Fillg	Designated trigger of reset location
IN	through	49203	-102/1		Reserved
Ν	\$C07D	49277	-16259		
R7	\$C07E	49278	-16258	RdIOUDis	See if IOUDis on; trigger paddle timer; reset VBIInt
W				IOUDis	On: Enable access to DHiRes switch; disable \$C058-\$C05F IOU access
R7 W	\$C07F	49279	-16257	RdDHiRes IOUDis	See if DHiRes on Off: Disable access to DHiRes switch; enable \$C058-\$C05F IOU access

Table B-8 Addresses \$C080-\$C0AF

RW	Hex	Dec	Neg dec	Label	Use
R	\$C080	49280	-16256		Read RAM; no write; use \$D000 bank 2
RR	\$C081	49281	-16255		Read ROM; write RAM; use \$D000 bank 2
R	\$C082	49282	-16254		Read ROM; no write; use \$D000 bank 2
RR	\$C083	49283	-16253		Read and write RAM; use \$D000 bank 2
Ν	\$C084	49284	-16252		Reserved
Ν	\$C085	49285	-16251		Reserved
Ν	\$C086	49286	-16250		Reserved
N	\$C087	49287	-16249		Reserved
R	\$C088	49288	-16248		Read RAM; no write; use \$D000 bank 1
RR	\$C089	49289	-16247		Read ROM; write RAM; use \$D000 bank 1
R	\$C08A	49290	-16246		Read ROM; no write; use \$D000 bank 1
RR	\$C08B	49291	-16245		Read and write RAM; use \$D000 bank 1
N	\$C08C	49292	-16244		Reserved
N	\$C08D	49293	-16243		Reserved
N	\$C08E	49294	-16242		Reserved
N	\$C08F	49295	-16241		Reserved
N	\$C090	49296	-16240		
	through				Reserved
J	\$C097	49303	-16233		
R/W	\$C098	49304	-16232		Port 1 ACIA transmit/receive register
R/W	\$C099	49305	-16231		Port 1 ACIA status register
R/W	\$C09A	49306	-16230		Port 1 ACIA command register
R/W	\$C09B	49307	-16229		Port 1 ACIA control register
V	\$C09C	49308	-16228		
	through				Reserved
N	\$C09F	49311	-16225		
N	\$C0A0	49312	-16224		
	through	-/0			Reserved
N	\$C0A7	49319	-16217		
R/W	\$C0A8	49320	-16216		Port 2 ACIA transmit/receive register
R/W	\$C0A9	49321	-16215		Port 2 ACIA status register
R/W	\$COAA	49322	-16219		Port 2 ACIA command register
R/W	\$COAB	49323	-16213		Port 2 ACIA control register
N	\$COAC	49324	-16212		
	through	(000-	1/000		Reserved
V	\$C0AF	49327	-16209		

### Table B-9 Addresses \$C0B0-\$C0FF

RW	Hex	Dec	Neg Dec	Label	Use	
Ν	\$C0B0 through	49328	-16208		Reserved	
Ν	\$C0BF	49343	-16193			
Ν	\$C0C0 through	49344	-16192		Reserved	
Ν	\$C0CF	49359	-16177			
Ν	\$C0D0 through	49360	-16176		Reserved	
Ν	\$C0DF	49375	-16161			
Ν	\$C0E0 through	49376	-16160		Reserved	
Ν	\$C0EF	49391	-16145			
Ν	\$C0F0 through	49392	-16144		Reserved	
Ν	\$C0FF	49407	-16129			



## Important Firmware Locations

This appendix lists all significant firmware addresses: entry points, locations containing the addresses of entry points, and locations where machine and device identification bytes reside.

Warning The Monitor firmware entry points are the only *published* entry points in the sense that they are the only ones that will remain in the same locations in future Apple II series computers.

The firmware protocol identification bytes and offsets will work with other Apple II-series computers only if used as directed.

## The tables

This appendix supplements the chapter text by specifying three forms of each address: hexadecimal, decimal, and complementary (negative) decimal.

In these tables, some of the addresses are followed by a label. These labels are listed only to help you find the named location in the firmware listings, or to remember the function found at the address. The Apple IIc contains no global label table: your program must assign its own labels to the addresses as required. There are several types of information at these firmware addresses: actual entry points (labeled *entry*), the low-order byte of an entry point (labeled *offset*), a device or machine identification byte (labeled *ident*), and indicators (labeled *indic*) specifying whether there are optional routines, vector addresses (labeled *vector*), or an RTS instruction location.

Each input/output port has an associated protocol table, as shown in Tables C-1 through C-4. Many of the bytes (labeled *offset*) in the protocol tables are the low-order bytes of addresses of I/O routines for the ports; the high-order byte of these addresses must be \$Cn (where n is the port number). This structure is explained in Chapter 3. Although your program must perform some extra processing to use these tables, the benefit is simplified compatible port and slot I/O for all Apple II–series machines.

## Port addresses

Addresses for serial ports 1 and 2, output port 3, and mouse input port 4 are shown in the following four tables.

Hex	Dec	Neg dec	Label	Туре	Description
\$C100	49408	-16128		entry	Main port 1 entry point
\$C105	49413	-16123		ident	ID byte (\$38)
\$C107	49415	-16121		ident	ID byte (\$18)
\$C10B	49419	-16117		ident	Firmware card signature (\$01)
\$C10C	49420	-16116		ident	Super Serial Card ID (\$31)
\$C10D	49421	-16115		offset	Low-order PInit address
\$C10E	49422	-16114		offset	Low-order PRead address
\$C10F	49423	-16113		offset	Low-order PWrite address
\$C110	49424	-16112		offset	Low-order PStatus address
\$C111	49425	-16111		indic	Non-zero: no optional routines

Table	C-1		
Serial	port	1	addresses

Table C-2 Serial port 2 addresses

Hex	Dec	Neg dec	Label	Туре	Description
\$C200	49664	-15872		entry	Main port 2 entry point
\$C205	49669	-15867		iden	ID byte (\$38)
\$C207	49671	-15865		ident	ID byte (\$18)
\$C20B	49675	-15861		ident	Firmware card ID (\$01)
\$C20D	49676	-15860		ident	Super Serial Card ID (\$31)
\$C20D	49677	-15859		offset	Low-order PInit address
\$C20E	49678	-15858		offset	Low-order PRead address
\$C20F	49679	-15857		offset	Low-order PWrite address
\$C210	49680	-15856		offset	Low-order PStatus address
\$C211	49681	-15855		indic	Non-zero: no optional routines

## Table C-3

Video firmware addresses

Hex	Dec	Neg Dec	Label	Туре	Description
\$C300	49920	-15616		entry	Main video entry point (output only)
\$C305	49925	-15611	C3KeyIn	ident	ID byte (\$38)
\$C307	49927	-15609	C3COut1	ident	ID byte (\$18)
\$C30B	49931	-15605		ident	Firmware card signature (\$01)
\$C30C	49932	-15604		ident	80-column card ID (\$88)
\$C30D	49933	-15603		offset	Low-order PInit address
\$C30E	49934	-15602		offset	Low-order PRead address
\$C30F	49935	-15601		offset	Low-order PWrite address
\$C310	49936	-15600		offset	Low-order PStatus address
\$C311	49937	-15599	MoveAux	entry	Routine for main/auxiliary control swapping (also called <i>AuxMove</i> )

Table C-4 Mouse port addresses

Hex	Dec	Neg dec	Label	Туре	Description
\$C400	50176	-15360		entry	Main mouse entry point
\$C405	50181	-15355		ident	ID byte (\$38)
\$C407	50183	-15353		ident	ID byte (\$18)
\$C40B	50187	-15349		ident	Firmware card signature (\$01)
\$C40C	50188	-15348		type	X-Y pointing device ID (\$20)
\$C40D	50189	-15347		offset	Low-order PInit address
\$C40E	50190	-15346		offset	Low-order PRead address
\$C40F	50191	-15345		offset	Low-order PWrite address
\$C410	50192	-15344		offset	Low-order PStatus address
\$C411	50193	-15343		indic	Optional routines follow (\$00)
\$C412	50194	-15342	SetMouse	offset	Low-order SetMouse address
\$C413	50195	-15341	ServeMouse	offset	Low-order ServeMouse address
\$C414	50196	-15340	ReadMouse	offset	Low-order ReadMouse address
\$C415	50197	-15339	ClearMouse	offset	Low-order ClearMouse address
\$C416	50198	-15338	PosMouse	offset	Low-order PosMouse address
\$C417	50199	-15337	ClampMouse	offset	Low-order ClampMouse address
\$C418	50200	-15336	HomeMouse	offset	Low-order HomeMouse address
\$C419	50201	-15335	InitMouse	offset	Low-order InitMouse address

Memory expansion

The memory expansion version of the Apple IIc supports the mouse in port 7. This means that the firmware entry points are \$C7XX addresses, instead of \$C4XX address; change the 4's to 7's in Table C-4.

## Other video and I/O firmware addresses

Miscellaneous firmware addresses are listed in Table C-5.

## Table C-5 Apple IIc enhanced video and miscellaneous firmware

Dec	Neg dec	Label	Туре	Description
50688 50944	-14848 -14592 14333	Nen/IRO	entry entry	Disk drive firmware entry point External disk startup routine IRO handling routine
	50688 50944	50688 –14848 50944 –14592	50688 –14848 50944 –14592	50688 –14848 entry

Memory expansion

\$C700 supports the mouse in the memory expansion version.

## Applesoft BASIC interpreter addresses

The addresses of Applesoft BASIC entry points are listed in the *Applesoft BASIC Programmer's Reference Manual*. The Applesoft interpreter occupies ROM addresses from \$D000 through \$F7FF.

## **Monitor addresses**

Table C-6 lists the Monitor entry points, machine identifier bytes, interrupt vectors, and the address of a known RTS instruction.

## Table C-6 Apple IIc monitor entry points and vectors

Hex	Dec	Neg dec	Label	Туре	Description
\$F800	63488	-2048	PLOT	entry	Plots a low-resolution block
\$F819	63513	-2023	HLine	entry	Draws low-resolution horizontal line
\$F828	63528	-2008	VLine	entry	Draws low-resolution vertical line
\$F832	63538	-1998	ClrScr	entry	Clears low-resolution screen
\$F836	63542	-1994	ClrTop	entry	Clears top 40 low-resolution lines
\$F864	63588	-1948	SetCol	entry	Sets low-resolution color (Table 5-4)
\$F871	63601	-1935	SCRN	entry	Reads color of low-resolution block
\$F941	63809	-1727	PrntAX	entry	Displays A and X in hex
\$F94A	63818	-1718	PrBl2	entry	Sends X blanks to output

Apple lic monitor entry points and vectors								
Hex	Dec	Neg dec	Label	Туре	Description			
\$FA47	63845	-1691	NewBRK	entry	Apple IIc break handler			
\$FA62	64098	-1438	Reset	entry	Hardware reset routine			
\$FB1E	64386	-1150	PRead	entry	Reads hand controller position			
\$FB6F	64467	-1169	SetPwrC	entry	Routine to create power-up byte			
\$FBB3	64535	-1101		ident	Machine identification byte			
\$FBC0	64548	-1088		ident	Machine identification byte			
\$FBDD	64477	-1059	Bell1	entry	Sends 1-kHz beep to speaker			
\$FC42	64578	-958	ClrEOP	entry	Clears from cursor to bottom			
\$FC58	64600	-936	HOME	entry	Clears from cursor to upper left			
\$FC9C	64668	-868	ClrEOL	entry	Clears from cursor to end of line			
\$FC9E	64670	-866	Cleolz	entry	Clears from BASL to end of line			
\$FCA8	64680	-856	WAIT	entry	Delays for time specified by A			
\$FD0C	64780	-756	RdKey	entry	Displays cursor, jumps to KSW			
\$FD1B	64795	-741	KeyIn	entry	Waits for keypress, reads key			
\$FD35	64821	-715	RdChar	entry	Gets input, interprets ESC codes			
\$FD67	64871	-665	GetLnZ	entry	Sends CR to output, goes to GetLn			
\$FD6A	64874	-662	GetLn	entry	Displays prompt, gets input line			
\$FD6F	64879	-657	GetLn1	entry	No prompt; gets input line			
\$FD8B	64907	-629	CROut1	entry	Clears to end of line, calls CROut			
\$FD8E	64910	-626	CROut	entry	Sends CR to output			
\$FDDA	64986	-550	PrByte	entry	Sends A to output			
\$FDE3	64995	-541	PrHex	entry	Displays low nibble of A in hex			
\$FDED	65005	-531	COut	entry	Jumps to CSW			
\$FDF0	65008	-528	COut1	entry	Displays A, advances cursor			
\$FE2C	65068	-468	MOVE	entry	Copies memory elsewhere			
\$FE36	65078	-458	VERIFY	entry	Compares two blocks of memory			
\$FF2D	65325	-211	PrErr	entry	Sends ERR to output; beeps			
\$FF3A	65338	-198	Bell	entry	Sends CONTROL-G to output			
\$FF3F	65343	-193	IORest	entry	Loads \$45-\$49 into registers			
\$FF4A	65354	-182	IOSave	entry	Stores A, X, Y, P, S at \$45-\$49			
\$FF58	65368	-168	IORTS	RTS	Location of known RTS instruction			
\$FF69	65385	-151	Monitor	entry	Standard Monitor entry point			
\$FFFA	65530	6		vector	Low-order NMI vector (unused)			
\$FFFB	65531	-5		vector	High-order NMI vector (unused)			
\$FFFC	65532	-4		vector	Low-order reset vector (\$62)			
\$FFFD	65533	-3		vector	High-order reset vector (\$FA)			
\$FFFE	65534	-2	IRQVect	vector	Low-order IRQ vector (\$03)			
\$FFFF	65535	-1		vector	High-order IRQ vector (\$CB)			

Table C-6	(contin	ued)				
Apple IIc	monitor	entry	points	and	vectors	



## Operating Systems and Languages

This appendix is an overview of the characteristics of operating systems and languages when run on the Apple IIc. It is not intended to be a complete description. For more information, refer to the manuals that are provided with each product.

## **Operating systems**

This section discusses the operating systems that the Apple IIc works with CP/M, and any other operating system that requires an interface card, does not work on the Apple IIc.

## ProDOS

ProDOS is the preferred disk operating system for the Apple IIc. It supports startup from the external disk drive (on original Apple IIc's with the command PR#7), interrupts, and all other hardware and firmware features of the Apple IIc.

## DOS

The Apple IIc works with DOS 3.3. Its built-in disk drive hardware and firmware can also access DOS 3.2 disks by using the *BASICS* disk. DOS support is provided for the sake of Apple II series compatibility; neither version of DOS takes full advantage of all the features of the Apple IIc.

## Pascal Operating System

Versions 1.2 and later of the Pascal Operating System use the 80/40 switch and the interrupt features of the Apple IIc, while remaining compatible with the other Apple II series computers.

While the Apple IIc works with Pascal 1.1, this version of the Pascal Operating System does not use the 80/40 switch or handle interrupts.

The Apple IIc does not work with Pascal 1.0, because the I/O firmware entry points of that version of the operating system are rigidly defined (rather than being accessed via a table), and the Apple IIc's built-in firmware does not correspond to these entry points.

## Languages

This section discusses using Apple programming languages with the Apple IIc. It is also a guide to using this reference manual with these languages.

## **Applesoft BASIC**

The programming examples in this manual are almost entirely in assembly language, and so most addresses and values are given in hexadecimal notation.

Use a PEEK in BASIC (instead of LDA in assembly language) to read a location, and a POKE (instead of STA) to write to a location. The values used by Applesoft must be in decimal, so you will have to convert hexadecimal values given in this manual to decimal. (Several tables in this manual include decimal equivalents to make the job easier for you.)

If you read a hardware address from a BASIC program, you get a value between 0 and 255. Bit 7 has a value of 128, so if a soft switch is on, its value will be equal to or greater than 128; if the switch is off, the value will be less than 128.

## Integer BASIC

You will have to run a version of DOS in your Apple IIc to use Integer BASIC. ProDOS does not support Integer BASIC.

## Pascal

The Pascal language runs on the Apple IIc under versions 1.1 or later of the Pascal Operating System. However, for best performance, use Pascal versions 1.2 or later.

## Fortran

Fortran runs under version 1.1 of the Pascal Operating System, which does not detect or use certain Apple IIc features, such as the 80/40 switch or auxiliary memory. Therefore, Fortran does not take advantage of these features either.

## Logo II

Apple Logo II works under ProDOS on Apple II series machines with at least 128K of memory. Logo II is a version of the Logo language originally developed from the LISP (LISt Processing) language at MIT as a language to be used for learning. Logo II takes advantage of the Apple II's graphics and retains much of the power and flavor of LISP without LISP's somewhat cryptic syntax.



## Interrupts

This appendix describes the sources of interrupts on the Apple IIc, how the firmware handles the interrupts, and how to use interruptdriven features directly in those rare cases when the firmware cannot meet your needs.

Warning If you use interrupt hardware directly, instead of using the builtin interrupt-handling firmware, you can't be sure that your programs will be compatible with possible future Apple II series computers or revisions.

## Introduction

This section describes interrupts and their effects on the Apple IIc hardware.

## What is an interrupt?

An **interrupt** is a signal that a computer uses to know when to stop what it's doing so it can quickly handle a time-dependent task. For example, the Apple IIc mouse sends an interrupt to the computer every time it moves. This lets the system keep track of the mouse's position and maintain smooth movement of the pointer on the screen. When an interrupt occurs, control passes to an interrupt handler, which must record the exact state of the computer at the moment of the interrupt, determine the source of the interrupt, and take appropriate action. It is important that the computer preserve a "snapshot" of its state when interrupted, so that when it continues later with what it was doing, those conditions can be restored.

## Interrupts on Apple II computers

Interrupts have not always been fully supported on the Apple II. All versions of Apple's DOS, as well as the Monitor program, rely on the integrity of location \$45, which the built-in interrupt handler has always destroyed by saving the accumulator in it. Most versions of Pascal simply do not work with interrupts enabled.

The Apple IIc built-in interrupt handler now saves the accumulator on the stack instead of in location \$45. DOS 3.3, ProDOS, Pascal 1.2 (or later versions), and the Monitor all work with interrupts on the Apple IIc.

You should use either ProDOS or Pascal 1.2 (or later versions) if you want interrupt-using software to work on the Apple IIe and the Apple II Plus. Both operating systems have full interrupt support built in.

Interrupts are effective only if they are enabled most of the time since interrupts that occur while interrupts are disabled cannot be detected. Because of the critical timing of disk read and write operations, Pascal, DOS 3.3, and ProDOS turn off interrupts while accessing the disk. Thus it is important to remember that while a disk drive is being accessed, all the interrupt sources discussed below are turned off.

On the Apple IIe only, interrupts are periodically turned off while 80-column screen operations are being performed. This is most noticeable while the screen is scrolling. Also, most peripheral cards used in the Apple IIe disable interrupts while reading and writing.

# Interrupt handling on the 65C02

From the point of view of the 65C02, there are three possible causes of interrupts.

- 1. The IRQ line on the microprocessor can be pulled low if 65C02 interrupts are not masked (that is, the CLI instruction has been used). This is the standard technique that devices use when they need immediate attention.
- 2. The processor executes a break (BRK, opcode \$00) instruction.
- 3. A nonmaskable interrupt (NMI) occurs. Because the NMI line in the Apple IIc's 65C02 is not used, this never happens on the Apple IIc.

The first two possibilities cause the 65C02 to save the current program counter and status byte on the stack and then jump to the routine whose address is stored in \$FFFE and \$FFFF. The sequence performed by the 65C02 is:

- 1. If an IRQ occurs, finish executing the current instruction. (If a BRK occurs, the current instruction is already finished.)
- 2. Push the high byte of the program counter onto the stack.
- 3. Push the low byte of the program counter onto the stack.
- 4. Push the program status byte onto the stack.
- 5. Jump to the address stored in \$FFFE, \$FFFF—that is, JMP (\$FFFE).

The different sources of interrupt signals are discussed below.

# The interrupt vector at \$FFFE

In the Apple IIc there are three separate regions of memory that contain address \$FFFE: the built-in ROM, the bank-switched memory in main RAM, and the bank-switched memory in auxiliary RAM. The vector at \$FFFE in the ROM points to Apple IIc's built-in interrupt handling routine. You should generally use the built-in interrupt handler, rather than writing your own, because of the complexity of interrupts on the Apple IIc. When you initialize the mouse or serial communication firmware, copies of the ROM's interrupt vector are placed in the interrupt vector addresses in both main and auxiliary bank-switched memory. If you plan to use interrupts and the bank-switched memory without the mouse or communication firmware, you must copy the ROM's interrupt vector yourself.

# The built-in interrupt handler

The built-in-interrupt handler is responsible for determining whether a BRK or an IRQ interrupt occurred. If it was an IRQ interrupt, it decides whether the interrupt should be handled internally, handled by the user, or simply ignored.

The built-in interrupt-handling routine records the current memory configuration, then sets up its own standard memory configuration so that a user's interrupt handler knows the precise memory configuration when it is called.

Next the handler checks to see if the interrupt was caused by a break instruction, and if it was, handles it as described later in this appendix.

If the interrupt was not caused by a BRK, the handler checks for interrupts that it knows how to handle (for example, a properly initialized mouse) and handles them.

Depending on the state of the system, it either ignores other interrupts or passes them to a user's interrupt handling routine whose address is stored at \$03FE and \$03FF of main memory.

After handling an interrupt itself, or after the user's handler returns (with an RTI), the built-in interrupt handler restores the memory configuration, and then does an RTI to restore processing to where it was when the interrupt occurred. Table E-1 illustrates this whole process. Each of the steps is explained in detail in the sections that follow. 
 Table E-1

 Interrupt-handling sequence

Interrupted program	Processor	Built-in handler	User's handler
Program—	→Push address Push status		
	JMP (\$FFFE)—	Save old and set new memory configuration	is.
	•7	If BRK, then go to break handler (\$FA47)	
		Our interrupt?	. 8
		NO: Push address Push status JMP (\$03FE)-	→Handle interrupt
			• • •
		YES: Handle it	· · ·
		Restore memory - configuration	⊷RTI
Program <del>~</del>	Pull status <del>∢</del> −Pull address	-RTI	

Flogram - Full address

# Saving the memory configuration

The built-in interrupt handler saves the state of the system, and sets it to a known state according to these rules:

- □ If 80Store and Page2 are on, then it switches in text Page 1 (Page2 off) so that main screen holes are accessible.
- □ It switches in main memory for reading (RAMRd off).
- □ It switches in main memory for writing (RAMWrt off).
- □ It switches in ROM addresses \$D000-\$FFFF for reading (RdLCRAM off).
- □ It switches in main stack and zero page (AltZP off).
- It preserves the auxiliary stack pointer, and restores the main stack pointer.

- It preserves the current ROM state and switches in the ROM bank 1.
- Note: Because main memory is switched in, all memory addresses used later in this appendix are in main memory unless otherwise specified.

# Managing main and auxiliary stacks

Because the Apple IIc has two stack pages, the firmware has established a convention that allows the system to be run with two separate stack pointers. Two bytes in the auxiliary stack page are to be used as storage for inactive stack pointers: \$0100 for the main stack pointer when the auxiliary stack is active, and \$0101 for the auxiliary stack pointer when the main stack is active.

When a program that uses interrupts switches in the auxiliary stack for the first time, it should place the value of the main stack pointer at auxiliary stack address \$0100, and initialize the auxiliary stack pointer to \$FF (the top of the stack). When it subsequently switches from one stack to the other, it should save the current stack pointer before loading the pointer for the other stack.

When an interrupt occurs while the auxiliary stack is switched in, the current stack pointer is stored at \$0101, and the main stack pointer is retrieved from \$0100. Then the main stack is switched in for use. After the interrupt has been handled, the stack pointer is restored to its original value.

# User's interrupt handler at \$03FE

You can set up screen hole locations to indicate that the user's interrupt handler should be called when certain interrupts occur. To do this, place your interrupt handler's address at \$03FE and \$03FF in main memory, low byte first.

The user's interrupt handler should do the following:

- Verify that the interrupt came from the expected source. The following sections describe how this should be done for each interrupt source.
- Handle the interrupt as desired.
- Clear the interrupt, if necessary. The following sections describe how to clear the interrupts.
- $\Box$  Return with an RTI.

If your interrupt handler needs to know the memory configuration at the time of the interrupt, it can check the encoded byte stored four bytes down on the stack. This byte is explained later in this appendix.

In general there is no guaranteed *maximum* response time for interrupts. This is because the system may be doing a disk operation, which could last for several seconds.

Once the built-in interrupt handler has been called, it takes about 250 to 300 microseconds for it to call your interrupt-handling routine. After your routine returns, it takes 40 to 140 microseconds to restore memory and return to the interrupted program.

If memory is in the standard state when the interrupt occurs, the total overhead for interrupt processing is about 150 microseconds less than if memory is in the worst possible state (80Store and Page2 on, auxiliary memory switched in for reading and writing, auxiliary bank-switched memory page \$02 switched in for reading and writing).

# Handling break instructions

After the interrupt handler has set the memory configuration, it checks to see if the interrupt was caused by a BRK (opcode \$00) instruction. (If it was, bit 4 of the processor status byte is a 1.) If so, it jumps to a break-handling routine, which saves the state of the computer at the time of the break as follows:

Information	Location
Program counter (low byte)	\$3A
Program counter (high byte)	\$3B
Encoded memory state	\$44
Accumulator	\$45
X register	\$46
Y register	\$47
Status register	\$48

Finally, the break routine jumps to the routine whose address is stored at \$03F0 and \$03F1.

The encoded memory state in location \$44 can be interpreted as follows:

Bit 7 = 0

Bit 6 = 1 if 80Store and Page2 both on

Bit 5 = 1 if auxiliary RAM switched in for reading

Bit 4 = 1 if auxiliary RAM switched in for writing

Bit 3 = 1 if bank-switched RAM being read

Bit 2 = 1 if bank-switched \$D000 page \$01 switched in

Bit 1 = 1 if bank-switched \$D000 page \$02 switched in

Bit 0 = 0

# Sources of interrupts

The Apple IIc can receive interrupts from many different sources. Each source is enabled and used slightly differently from the others. There are two basic sources of interrupts: use of the mouse, and actions affecting the two 6551 ACIA circuits (the chips that control serial communication). How to use these sources of interrupts in conjunction with the built-in interrupt handler is discussed later in this appendix.

Mouse use can cause interrupts when

- □ the mouse is moved in the horizontal (X) direction
- $\Box$  the mouse is moved in the vertical (Y) direction
- $\Box$  the mouse button is pressed

Interrupts can also be generated every 1/60 second by the rising edge of the vertical blanking signal. This is called the *vertical blanking* (VBL) interrupt and is synchronized with a signal used for the video display.

Actions affecting the ACIA circuits can cause interrupts when

- □ a key is pressed (the firmware can use this interrupt to buffer keystrokes, or it can pass the interrupt on to the user)
- □ either ACIA has received a byte of data from its port (the firmware can use this interrupt to buffer data or it can pass the interrupt on to the user)
- pin 5 of either serial port changes state (device ready/not ready to accept data) (when the serial firmware is active, this interrupt is absorbed; however, the serial firmware uses the signal to decide whether or not to transmit the next byte of data)

- either ACIA is ready to accept another character to be transmitted (when the serial firmware is active, this interrupt is absorbed; however, the serial firmware uses the signal to decide whether or not to transmit the next byte of data)
- the keyboard strobe is cleared (the firmware absorbs this interrupt)

An interrupt can also be generated by a device attached to the external disk drive port. The firmware can pass this interrupt on to the user.

# Firmware handling of interrupts

The following sections discuss how the various sources of interrupts should be used together with the built-in interrupt handler.

# Firmware for mouse and VBL

As described in Chapter 9, the mouse can be initialized (by the SetMouse call) to nine different modes that enable one or more sources of interrupts. In transparent mode, the interrupts are entirely handled by the built-in interrupt handler; the other modes require a user-installed interrupt handler.

When the mouse is initialized, the interrupt vector is copied to addresses \$FFFE and \$FFFF in main and auxiliary bank-switched RAM. This permits mouse interrupts with any memory configuration.

When the mouse is active, possible sources of interrupts are those listed earlier in this appendix as resulting from mouse use.

When an interrupt occurs, the built-in interrupt handler determines whether that particular interrupt source was enabled (by the SetMouse call). If so, the user's interrupt handler, whose address is stored at \$03FE, is called.

The user's interrupt handler should first call ServeMouse to determine the source of the interrupt. This call updates the mouse status byte at \$077C and returns with the carry bit clear if mouse movement, button, or vertical blanking was the source of the interrupt.

The values of this mouse status byte at \$077C (\$077F in the memory expansion IIc) are as follows:

#### Bit 1 means that

- 3 Interrupt was from vertical blanking
- 2 Interrupt was from button
- 1 Interrupt was from mouse movement

If the interrupt was due to mouse movement or button, the user's interrupt handler should then do a call to ReadMouse. This causes the mouse coordinates and status to be updated as follows:

- \$047C Low byte of X coordinate
- \$04FC Low byte of Y coordinate
- \$057C High byte of X coordinate
- \$05FC High byte of Y coordinate
- \$077C Button and movement status

#### Bit Means

0 = button up; $1 = $ button down
0 = button up on last ReadMouse
1 = button down on last ReadMouse
0 = no movement since last ReadMouse
1 = movement since last ReadMouse
Always set to 0 (interrupt cleared)

After the interrupt has been handled, the routine should terminate with an RTI.

Remember that interrupts may be missed during disk accesses.

If you turn on mouse interrupts without initializing the mouse, the built-in interrupt handler will absorb the interrupts. If you want to handle mouse interrupts yourself, you must write your own interrupt handler and place vectors to it at addresses \$FFFE and \$FFFF in bank-switched RAM. Interrupts will be ignored whenever the \$D000-\$FFFF ROM is switched in.

#### Firmware for keyboard interrupts

The Apple IIc hardware is able to generate an interrupt when a key is pressed. The firmware is able to buffer up to 128 keystrokes, completely transparently, when properly enabled to do so. It saves them in the second half of page \$08 of auxiliary memory. After the buffer is full, subsequent keystrokes are ignored. Because interrupts are only generated when keypresses occur, characters generated by the auto-repeat feature are not buffered. They can, however, be read when the buffer is empty. Once keyboard buffering has been turned on, the next key should be read by calling RdKey (\$FD0C).

Warning Do not call the buffer reading routine directly. Its entry address will not be the same in future versions of the computer.

The special characters Control-S (stop list) and Control-C (stop Applesoft execution) do not work while keyboard buffering is turned on. A new keystroke, Solid Apple-Control-X, clears the buffer.

#### Using keyboard buffering firmware

Keyboard buffering is automatically turned on when the serial firmware is placed in terminal mode. Otherwise you must turn it on yourself this way:

# Memory expansion The Apple IIc that supports memory expansion places the keyboard screen holes in different locations from those used in earlier versions. For the memory expansion IIc, change all \$nnnF addresses to \$nnnC (that is, change \$05FF to \$05FC).

- 1. Disable processor interrupts (SEI).
- 2. Set location \$05FA to \$80. This tells the firmware to buffer keystrokes without calling the user's interrupt handler.
- 3. Set locations \$05FF and \$06FF to \$80. These are pointers to where in the buffer the next keystroke will be stored and where the next will be read from, respectively.
- 4. Turn on the ACIA for port 2 by setting the low nibble of \$C0AA to the value \$0F. For example:

LDA \$COAA	Read port 2 ACIA command register
ORA #\$0F	Set low nibble to \$0F
STA \$COAA	Set port 2 ACIA command register

If you are using the serial ports at the same time, just set the low bit of \$C0AA to 1. This prevents receiver interrupts from being turned off.

A PR#2 or IN#2 or the equivalent will shut off keyboard interrupts.

5. Enable processor interrupts (CLI).

#### Using keyboard interrupts through firmware

Keyboard interrupts are received through the ACIA for port 2. They can be enabled as follows:

- 1. Disable processor interrupts (SEI).
- 2. Set location \$05FA to \$C0. This tells the firmware to identify a keystroke interrupt, and to call the user's interrupt handler.
- 3. Turn on the ACIA for port 2 by setting the low nibble of \$C0AA to the value \$0F. For example:

LDA \$COAARead port 2 ACIA command registerORA #\$0FSet low nibble to \$0FSTA \$COAASet port 2 ACIA command register

4. Enable processor interrupts (CLI).

When the user's interrupt handler is called, it can identify the keyboard as the interrupt source by reading location \$04FA. This is a copy of the ACIA status register at the time of the interrupt. If the interrupt was due to something on the ACIA for port 2, bit 7 is set. If the interrupt was caused by a keystroke, bit 6 is set and bit 5 is unchanged.

After servicing this interrupt, the interrupt handler should clear the interrupt by setting \$04FA to \$00.

# Using external interrupts through firmware

Pin 9 of the external disk drive connector (EXTINT) can be used to generate interrupts through the ACIA for port 1. It can be used as a source of interrupts (on a high-to-low transition) if enabled as follows:

- 1. Disable processor interrupts (SEI).
- 2. Set location \$05F9 to \$C0. This tells the firmware to identify an external interrupt, and to call the user's interrupt handler.
- 3. Turn on the ACIA for port 1 by setting the low nibble of \$C09A to the value \$0F. For example:

LDA	\$C09A	Read port 1 ACIA command register
ORA	#\$0F	Set low nibble to \$0F
STA	\$C09A	Set port 1 ACIA command register

4. Enable processor interrupts (CLI).

When the user's interrupt handler is called, it can identify this interrupt by reading location \$04F9. This is a copy of the ACIA status register at the time of the interrupt. If the interrupt was due to something on the ACIA for port 1, bit 7 is set. If the interrupt was caused by the external interrupt line, bit 6 is clear and bit 5 is unchanged.

After servicing this interrupt, the interrupt handler should clear the interrupt by setting \$04F9 to \$00.

# Firmware for serial interrupts

The Apple IIc hardware is able to generate interrupts both when the ACIA receives data and when it is ready to send data. The built-in interrupt handler responds to incoming data only. The firmware is able to buffer up to 128 incoming bytes of serial data from either serial port. After the buffer is full, data are ignored. Only one port can be buffered at a time. The following sections assume that the serial port to be buffered is already initialized, as explained in Chapter 8.

#### Using serial buffering transparently

Serial buffering is automatically turned on when the serial firmware is placed in terminal mode. Otherwise you must turn it on yourself, as follows:

- **Memory expansion** For the memory expansion IIc, change all \$nnnF addresses to \$nnnC and change the \$0D value to \$09.
  - 1. Disable processor interrupts (SEI).
  - 2. Set location \$04FF to \$C1 to buffer port 1, or to \$C2 to buffer port 2.
  - 3. Set locations \$057F and \$067F to \$00. These are pointers to the next byte in the buffer to be used and the next character to be read from the buffer, respectively.
  - 4. Turn on the ACIA for the port by setting the low nibble of \$C09A for port 1 or \$C0AA for port 2 to \$0D. For example:

LDA \$C09A	Read port 1 ACIA command register
AND \$F0	Clear low nibble
ORA #\$0D	Set low nibble to \$0D
STA \$C09A	Set port 1 ACIA command register

The 0 in bit 1 of the command register enables receiver interrupts; thus an interrupt is generated when a byte of data is received.

5. Enable processor interrupts (CLI).

When serial port buffering is thus enabled, normal reads from the serial port firmware fetch data from the buffer rather than directly from the ACIA.

#### Using serial interrupts through firmware

It is also possible to use the firmware to call the user interrupt handler whenever a byte of data is read by the ACIA. In this mode buffering is not performed by the firmware.

#### Memory expansion

ion For the memory expansion IIc, change all \$nnnF addresses to \$nnnC and change the \$0D value to \$09.

- 1. Disable processor interrupts (SEI).
- 2. Set location \$04FF to a value other than \$C1 or \$C2.
- 3. Turn on the ACIA for the port by setting the low nibble of \$C09A for port 1 or \$C0AA for port 2 to \$0D. For example:

LDA	\$C09A	Read port 1 ACIA command register
AND	\$F0	Clear low nibble
ORA	#\$0D	Set low nibble to \$0D
STA	\$C09A	Set port 1 ACIA command register

The 0 in bit 1 of the command register enables receiver interrupts; thus an interrupt is generated when a byte of data is received.

4. Enable processor interrupts (CLI).

When a serial port is thus enabled, the user's interrupt handler is called each time the port receives a byte of data. The status byte saved by the firmware (\$04F9 for port 1; \$04FA for port 2) has the high bit set if the interrupt occurred on that port. Bit 3 is set if the interrupt was due to a received byte of data.

The interrupt handler should clear the interrupt by clearing bits 7 and 3 of that port's status byte (\$04F9 for port 1; \$04FA for port 2).

#### Transmitting serial data

The serial firmware does not implement buffering for serial output. Instead it waits for two conditions to be true before transmitting a character:

- □ The ACIA's transmit register must be ready to accept a character. This is true if bit 4 of the ACIA's status register is 1.
- □ The device must signal that it is ready to accept data. This is true if bit 5 of the ACIA's status register is 0. Bit 5 is 0 if pin 5 of the port's connector is also 0.

When the serial firmware is active, a change of state on pin 5 of that port generates an interrupt. That interrupt is absorbed, but the data remain in bit 5 of the status register. Interrupts from the ACIA's transmit register are normally disabled.

#### A loophole in the firmware

So that programs can make use of interrupts on the ACIAs without affecting mouse interrupt handling, there is a tiny loophole purposely left in the built-in interrupt handler. If transmit interrupts are enabled on the ACIA—that is, if bits 3, 2, and 0 of the ACIA's command register have the values 0, 1, and 1, respectively—then control is passed to the user's interrupt handler if the interrupt is not intended for the mouse (movement, button, or VBL).

This means that you can write more sophisticated serial interrupthandling routines than the limited firmware space could provide (such as printer spooling). The firmware will still set memory to its standard state, handle mouse interrupts, and restore memory after your routine is finished.

When you receive the interrupt, neither ACIA's status register has been read. You are fully responsible for checking for interrupts on both ACIAs, determining which of the four interrupt sources on each ACIA caused the interrupt, and how to handle them. Refer to the 6551 specification for more details. The built-in firmware itself is an excellent example of how interrupts on the ACIA can be handled.

# Bypassing the interrupt firmware

The following sections give further details on using interrupts on the Apple IIc computer without using the built-in interrupt handler.

A method of handling mouse interrupts directly is described in Chapter 9.

# Using mouse interrupts without the firmware

To use mouse interrupts without the firmware, as mentioned above, you must set your own interrupt vectors. If the \$D000-\$FFFF ROM is ever switched in, the built-in interrupt handler will absorb the mouse interrupts.

Tables E-2 and E-3 show how to activate and read mouse interrupts without using the firmware. Remember to disable interrupts (SEI) before enabling mouse interrupts, then turn them on when done (CLI).

#### Table E-2

Activating mouse interrupts

To activate interrupts on	Enable IOU access	Select source	Enable source	Disable IOU access		
Mouse X (rising edge)	STA \$C079	STA \$C05C	STA \$C059	STA \$C078		
Mouse X (falling edge)	STA \$C079	STA \$C05D	STA \$C059	STA \$C078		
Mouse Y (rising edge)	STA \$C079	STA \$C05E	STA \$C059	STA \$C078		
Mouse Y (falling edge)	STA \$C079	STA \$C05F	STA \$C059	STA \$C078		
VBL	STA \$C079		STA \$C05B	STA \$C078		

#### Table E-3

Reading mouse interrupts

To read interrupts from	Read direction (A.S.A.P)	Determine source	Handle it	Return		
Mouse X	LDA \$C066	LDA \$C015 (bit 7=1 if true)	<i>.</i>	RTI		
Mouse Y	LDA \$C067	LDA \$C017 (bit 7=1 if true)	•••	RTI		
VBL		LDA \$C019 (bit 7=1 if true)	•••	RTI		

The mouse direction data read from \$C066 and \$C067 are guaranteed valid for at least 40 microseconds, and average duration is at least 200 microseconds, so you should read the direction as soon as possible.

# Using ACIA interrupts without the firmware

To use ACIA interrupts without the firmware, you must set your own interrupt vectors. If the \$D000-\$FFFF ROM is ever switched in, the built-in interrupt handler will handle the interrupt as determined by certain mode bytes.

When writing your serial interrupt handler, refer to Figures 11-31 through 11-33 and to the Synertek 6551 ACIA specification. As shown in Chapter 11, the ACIAs have the following connections:

- Port 1DSR line connected to the EXTINT line on the<br/>external disk port.DCD line connected to pin 5 of port 1 connector.
- Port 2 DSR line goes high when a key is pressed. DCD line connected to pin 5 of port 2 connector.

The ACIA registers have the following addresses:

Port 1

#### Port 2

Data register	=	\$C098	Data register	= \$C0A8
Status register	=	\$C099	Status register	= \$C0A9
Command register	=	\$C09A	Command register	= \$C0AA
Control register	=	\$C09B	Control register	= \$C0AB



# Apple II Series Differences

This appendix compares the Apple IIc to the Apple IIe, Apple II Plus, and Apple II. It does not contain an exhaustive list of differences, but it does mention those differences most likely to affect the accuracy of programs, displays, and instructions created for end users of two or more Apple II series models.

# Overview

The differences between the Apple II series computers can be expressed as a series of equations: this computer equals that one plus or minus certain features.

The following equations compare each model of Apple II series with its predecessor in terms of functional equivalence, not literal equality. For example,

Apple II Plus = Apple II - Integer BASIC firmware

does not mean that Integer BASIC firmware can be removed from the Apple II—just that the one machine functions as if it were the other without such firmware.

Apple II Plus = II

- + Autostart ROM
  - + Applesoft firmware
  - + 48K RAM standard
- old Monitor ROM
- Integer BASIC firmware

#### Apple lle = II Plus + Apple Language Card (with 16K of RAM)

- + 80-column (enhanced) video firmware
- + built-in diagnostics
- + full ASCII keyboard
- + internal power light
- + FCC approval
- + improved back panel
- + 9-pin back panel game connector
- + auxiliary slot (with possibility of 80-column text card and extra 64K RAM)
- slot 0
- + interrupt support in firmware (enhanced Apple IIe)
- + Mini-Assembler in firmware (enhanced Apple IIe)
- Apple IIc = IIe
- + extended 80-column text card+ 80/40 switch
- + keyboard switch
- + disk-use light
- + disk controller port
- + disk drive
- + mouse port
- + serial printer port
- + serial communication port
- + built-in port firmware
- + video expansion connector
- removable cover
- slots 1 to 7
- auxiliary slot
- internal power light
- cassette I/O connectors
- internal game I/O connector (hence no game output)
- auxiliary video pin
- Monitor cassette support
- + Mini-Assembler in firmware (Apple IIc with UniDisk 3.5 support)
- + Smartport in firmware (UniDisk 3.5 and memory expansion Apple IIc)
- + memory expansion card support (memory expansion Apple IIc)

# Type of processor

The processor in the Apple II and II Plus is the 6502. The original Apple IIe uses a 6502A. The Apple IIc and enhanced Apple IIe both use the 65C02: this is a redesigned CMOS CPU that has 27 new instructions, new addressing modes, and for some instructions a differing execution scheme and machine cycle counts (see Appendix A).

Programs written for the Apple IIc will run on the earlier machines only if they do not contain instructions unique to the 65C02, or depend on shared instructions whose cycle times differ. Programs should also use only published entry points in the Monitor firmware to allow maximum compatibility between different Apple II series computers.

# Machine identification

Identification of Apple II series computers is as shown in Table F-1.

#### Table F-1

Apple II series identification bytes

\$FBB3	\$FB1E	\$FBC0	\$FBBF
\$38			
\$EA	\$AD		
\$06		\$EA	
\$06		\$E0	
\$06		\$00	\$FF
\$06		\$00	\$00
\$06		\$00	\$03
\$EA	\$8A		
	\$38 \$EA \$06 \$06 \$06 \$06 \$06	\$38 \$EA \$AD \$06 \$06 \$06 \$06 \$06 \$06	\$38 \$EA \$AD \$06 \$EA \$06 \$E0 \$06 \$00 \$06 \$00 \$06 \$00

Any future Apple II series computer or ROM release will have different values in these locations. Machine identification routines are available from Apple Vendor Technical Support.

The MachID byte for ProDOS (\$BF98 on the global page) will have bit 3 set to 0 if the computer is an Apple II, II Plus, IIe, or III, and to 1 if the computer is not one of these machines. In an Apple IIc, bits 7 and 6 are also set to binary 10.

Bits 7 and 6 set to binary 10 indicate that a computer is Apple IIe and IIc compatible, regardless of the value of bit 3.

# Memory structure

This section compares the memory organization of the Apple IIc with that of the Apple II, II Plus, and IIe. These machines differ in RAM space, ROM space, slot or port address space, and hardware page use.

## Amount and address ranges of RAM

The Apple II could have as little as 4K of RAM at the time of purchase, and could be upgraded to as much as 48K of RAM.

The Apple II Plus has 48K of RAM (\$0000 through \$BFFF) as a standard feature. With the addition of an Apple Language Card, a 48K Apple II or II Plus could be expanded to have 64K of RAM.

The Apple IIe has a full 64K of RAM. The top 12K addresses overlap with the ROM addresses \$D000 through \$FFFF. There is an additional bank-switched area of 4K from \$D000 through \$DFFF. This arrangement is equivalent to an Apple II Plus with an Apple Language Card installed. A program selects between the RAM and ROM address spaces and between the \$Dxxx banks by changing soft switches located in memory.

With an Extended 80-Column Text Card installed in its auxiliary slot, an Apple IIe has an additional 64K of RAM available, although no more than half of the 128K of RAM space is available at any given time. Soft switches located in memory control these address space selections.

The RAM in the Apple IIc is equivalent to the RAM in an Apple IIe with an Extended 80-Column Text Card. The optional memory expansion card can add as much as 1Mb of RAM to the IIc in 256K steps.

# Amount and address ranges of ROM

The Apple II has 8K of ROM (\$E000 through \$FFFF), and the Apple II Plus has 12K of ROM (\$D000 through \$FFFF). Users can plug their own ROMs into the sockets provided. The on-board (as opposed to slot) ROM address range is from \$D000 through \$FFFF. The Apple IIe has 16K of ROM, of which it uses 15.75K (addresses \$C100 through \$FFFF; page \$C0 addresses are for I/O hardware). ROM addresses \$C300 through \$C3FF (normally assigned to the ROM in a card in slot 3) and \$C800 through \$CFFF contain 80-column video firmware; ROM addresses \$C100 through \$C2FF and \$C400 through \$C7FF (normally assigned to the ROM on cards in slots 1, 2, 4, 5, 6, and 7) contain built-in self-test routines.

A soft switch in RAM controls whether the video firmware or slot 3 card ROM is active. Invoking the self-tests with Solid Apple-Control-Reset causes the self-test firmware to take over the slot ROM address spaces.

The Apple IIc ROM also uses the 15.75K from \$C100 through \$FFFF, and its enhanced video firmware has the same entry point addresses as on the Apple IIe. However, there are only rudimentary built-in self-tests, and these do not preempt any port firmware space.

UniDisk 3.5 The Apple IIc with built-in UniDisk 3.5 support has twice the ROM (32K) of the original Apple IIc. The extra ROM contains support for the Smartport, a Mini-Assembler, STEP and TRACE functions in the Monitor firmware, expanded self-test routines, and improved interrupt support.

In the Apple IIc, addresses \$C100 through \$CFFF contain I/O and interrupt firmware, addresses \$D000 through \$F7FF contain the Applesoft BASIC interpreter, and addresses \$F800 through \$FFFF contain the Monitor.

## Peripheral-card memory spaces

Each Apple IIc port has up to 16 peripheral-card I/O space locations in main memory on the hardware page (beginning at location \$C0s0 + \$80 for slot or port s), allocated in the standard Apple II series way (that is, beginning at location \$C0s0 + \$80 for each slot s).

The peripheral-card ROM space (page \$Cs for slot s in the Apple II, II Plus, and IIe) contains the starting and entry-point addresses for port s, but port routines are not limited to their allocated \$Cs pages.

The 2K-byte expansion ROM space from \$C800 to \$CFFF in the Apple IIc is used by the enhanced video firmware and miscellaneous I/O and memory-transfer routines.

The 128 bytes of peripheral-card RAM space (or scratch-pad RAM) (64 screen holes in main memory and their equivalent addresses in auxiliary memory) are reserved for use by the built-in firmware. It is extremely important for the correct operation of Apple IIc firmware that these locations not be altered by software except for the specific purposes described in Chapters 7, 8, and 9, and in Appendix E.

# Hardware addresses

The hardware page (the addresses from \$C000 through \$C0FF) controls memory selection and input/output hardware characteristics. All input and output (except video output) takes place at one or more hardware page addresses. For the sake of simplicity, this section presents only a general comparison between the Apple IIc on the one hand, and the Apple II, II Plus, and IIe on the other, with respect to hardware page use. However, for many characteristics, the Apple IIe and IIc work one way, while the Apple II and II Plus work another.

#### \$C000-\$C00F

On all Apple II series computers, reading any one of these addresses reads the keyboard data and strobe. On the Apple IIe and IIc, writing to each of these addresses turns memory and display switches on and off. Writing to addresses \$C006, \$C007, \$C00A, and \$C00B performs ROM selection on the Apple IIe. Writing to these four addresses is reserved on the Apple IIc.

For reading the keyboard, use \$C000; reserve \$C001 through \$C00F.

#### \$C010-\$C01F

On all Apple II series computers, writing to any one of these addresses clears the keyboard strobe. On the Apple IIe and IIc, reading each of these addresses checks the status of a memory or display switch, or the any-key-down flag.

For clearing the keyboard strobe, use \$C010; reserve \$C011 through \$C01F.

Reading \$C015 checks the SLOTCXROM switch on the Apple IIe, but it resets the X-movement interrupt (XInt) on the Apple IIc. Similarly, reading \$C017 checks the SLOTC3ROM switch on the Apple IIe, but it resets the Y-movement interrupt (YInt) on the Apple IIc.

Reading \$C019 checks the current state of vertical blanking (VBL) on the Apple IIe, but it resets the latched vertical blanking interrupt (VBIInt) on the Apple IIc.

#### \$C020-\$C02F

On the Apple II, II Plus, and IIe, reading any address \$C02x toggles the cassette output signal. On the original Apple IIc, both reading from and writing to these locations are reserved. The Apple IIc with 32K of ROM uses \$C028 to switch in or out the extra 16K of ROM.

#### \$C030-\$C03F

On all Apple II series computers, reading an address of the form \$C03x toggles the speaker. For full Apple II series compatibility, toggle the speaker using \$C030, and reserve \$C031 through \$C03F.

On the Apple IIc, writing to \$C031 through \$C03F is explicitly reserved.

#### \$C040-\$C04F

On the Apple II, II Plus, and IIe, reading any address of the form \$C04x triggers the utility strobe. The Apple IIc has no utility strobe.

On the Apple IIc, addresses \$C044 through \$C047 are explicitly reserved, and reading or writing any address from \$C048 through \$C04F resets both the X and Y mouse interrupts (XInt and YInt).

#### \$C050-\$C05F

Addresses \$C050 through \$C057 work the same on the Apple IIc as on the Apple IIe: they turn the TEXT, MIXED, Page2, and HiRes switches on and off.

On the Apple IIe, addresses \$C058 through \$C05F turn the annunciator outputs on and off. On an Apple IIe with a revision B main logic board or later, an Apple Extended 80-Column Text Card, and a jumper installed on the card, reading locations \$C05E and \$C05F set and clear double high-resolution display mode. On the Apple IIc, if the IOUDis switch is on, both reading from and writing to addresses \$C058 through \$C05D are reserved, and addresses \$C05E and \$C05F set and clear the double high-resolution display (as on the Apple IIe equipped as described in the preceding paragraph). If the IOUDis switch is off, then addresses \$C058 through \$C05F control various characteristics of mouse and vertical blanking interrupts (Table 9-2).

#### \$C060-\$C06F

On the Apple IIc, writing to any address of the form \$C06x is reserved, and reading addresses \$C068 through \$C06F is reserved.

Reading addresses \$C061 and \$C062 is the same as on the Apple IIe (switch inputs and Apple keys). Reading addresses \$C064 and \$C065 is the same as on all other Apple II series computers (analog inputs 0 and 1).

On the Apple IIc, address \$C063 bit 7 is 1 if the mouse switch is not pressed, and 0 if it is pressed, so that software looking for the shiftkey mod (used on Apple II, II Plus, and IIe with some text cards) will find it and display lowercase correctly. If by chance the mouse button is pressed when the software checks location \$C063, it will appear that the Shift-key mod is not present.

On the Apple IIc, address \$C060 is used for reading the state of the 80/40 switch; on the Apple II, II Plus, and IIe, this address is for reading cassette input.

The Apple IIc has two, rather than four, analog (paddle) inputs. Addresses \$C066 and \$C067 are used for reading the mouse X and Y direction bits.

#### \$C070-\$C07F

On the Apple II, II Plus, and IIe, reading from or writing to any address of the form \$C07x triggers the (analog input) paddle timers.

On the Apple IIc, only address \$C070 is to be used for that one function. Addresses \$C071 through \$C07D are explicitly reserved. The results of reading from or writing to addresses \$C07E and \$C07F are described in Table 5-8.

#### \$C080-\$C08F

On the Apple IIe and IIc, accessing addresses in this range selects different combinations of bank-switched memory banks. However, addresses \$C084 through \$C087 duplicate the functions of the four addresses preceding them, and addresses \$C08C through \$C08F do also. These eight addresses are explicitly reserved on the Apple IIc.

#### \$C090-\$C0FF

On the Apple II, II Plus, and IIe, each group of 16 addresses of the form C080 + s0 is allocated to an interface card (if present) in slot s.

On the Apple IIc, addresses corresponding to slots 1, 2, 3, 4, and 6 are allocated to a serial interface card, communication interface card, 80-column text card, mouse interface card, and disk controller card, respectively. All other addresses in this range are reserved.

# Monitors

The older models of the Apple II and Apple II Plus included a different version of the System Monitor from the one built into more recent models (and the Apple IIe and IIc). The older version, called the Monitor ROM, had the same standard I/O subroutines as the newer Autostart ROM, but a few of their features were different; for example, there were no arrow keys for vertical cursor motion.

When you start the Apple IIc with a DOS or *BASICS* disk and it loads Integer BASIC into the bank-switched area in RAM, it loads the old Monitor along with it. When you type INT from Applesoft to activate Integer BASIC, you also activate this copy of the old Monitor, which remains active until you either type FP to switch back to Applesoft, which uses the new Monitor in ROM, or activate the 80-column firmware.

# I/O in general

Apple IIc I/O is different from I/O on the Apple II, II Plus, and IIe in three important respects: the possibility of direct memory access (DMA) transfers, the presence or absence of slots, and the presence or absence of built-in interrupt handling.

# **DMA transfers**

The Apple II, II Plus, and IIe allow DMA transfers, because both the address and the data bus are available at the slots. No true DMA transfer is possible with the Apple IIc because neither bus is available at any of the back panel connectors.

# Slots versus ports

The Apple II and II Plus have eight identical slots; the Apple IIe has seven identical slots plus a 60-pin auxiliary slot for video, add-on memory, and test cards. The Apple IIc has no slots; instead, it has back panel connectors and built-in hardware and firmware that are functional equivalents of slots with cards in them. The back panel connectors are called *ports* on the Apple IIc.

# Interrupts

The Apple IIc is the first computer in the Apple II series to have built-in interrupt-handling capabilities. The enhanced Apple IIe has very similar interrupt-handling capability included.

# The keyboard

Both keyboard layout and character sets vary in the Apple II series computers. The major keyboard difference in the Apple II series is that the Apple IIe and IIc have full ASCII keyboards, while the Apple II and II Plus do not.

# Keys, switches, and lights

The Apple II and II Plus have identical 52-key keyboards. The Apple IIe and Apple IIc keyboards have the same 63-key full ASCII keyboard layout, with new and repositioned keys and characters as compared to the Apple II and II Plus. While the Apple II and II Plus have a Rept key, the IIe and IIc have an auto-repeat feature built into each character key.

Some Apple II and Apple II Plus machines have a slide switch inside the case, under the keyboard edge of the cover, for selecting whether or not Reset works without Control. On the Apple IIe and Apple IIc, there is no choice: Control-Reset works, and Reset alone does not.

The Apple IIc and IIe have an Open Apple and a Solid Apple key; the Apple II and II Plus do not have these two keys.

The captions on several keys—Escape, Tab, Control, Shift, Caps Lock, Delete, Return, and Reset—can vary: on the Apple II and II Plus some are abbreviated or missing; on the Apple IIc all keycaps are lowercase italic; on international models, some captions are replaced by symbols (Appendix G).

The Apple IIc has two switches that the other models do not have. One switch is for changing between 40-column and 80-column display, the other is for selecting keyboard layout (Sholes versus Dvorak on USA models), or both keyboard layout and character set (on international models).

The position of the power-on light differs on the Apple II and II Plus, Apple IIe, and Apple IIc. The Apple IIc has a disk-use light as well.

# Character sets

The Apple II and II Plus keyboard character sets are the same. They are described in the Apple II Reference Manual.

The Apple IIe and Apple IIc keyboard character sets are the same: full ASCII. The standard (Sholes) layout and key assignments are described in the *Apple IIe Reference Manual*. The Dvorak layout and key assignments are described in Chapter 4 and Appendix G of this manual. To change between the two available keyboard layouts requires modification to the main logic board on the Apple IIe, but only toggling of the keyboard switch on the Apple IIc.

Apple Computer, Inc., manufactures fully localized models (with regard to power supply and character sets) of both the Apple IIe and the Apple IIc. However, there are minor variations in keyboard layout, even among early and late production models of the same machine. For further details, refer to Appendix G of this manual or to the Apple IIe Supplement to the Owner's Manual.

# The speaker

The Apple IIc has two speaker features that the three previous models do not have. They are a two-channel, but monaural, audio output jack for headphones—which disconnects the internal speaker when something is plugged into it—and a volume control.

# The video display

This section discusses the general differences between Apple IIc video display capabilities and those of the other computers in the series. Note, however, that as new ROMs become available for the Apple IIe, many differences between these two machines will vanish.

# Character sets

The Apple II and II Plus display only uppercase characters, but they display them in three ways: normal, inverse, and flashing. The Apple IIc and IIe can display uppercase characters in all three ways, and they can display lowercase characters in the normal way. This combination is called the *primary character set*.

The Apple IIc and IIe have another character set, called the *alternate character set*, that displays a full set of normal and inverse uppercase and lowercase characters, but can't display flashing characters. The primary and alternate character sets are described in Chapter 5. You can switch character sets at any time by means of the AltChar soft switch, also described in Chapter 5.

Flashing display must not be used with the enhanced video firmware active. Use it in 40-column mode with the enhanced video firmware turned off; otherwise, strange displays may result, such as MouseText characters appearing in place of uppercase letters.

To be sure of compatibility with some software, you have to switch the Apple IIc keyboard to uppercase by pressing Caps Lock.

# MouseText

MouseText characters (Chapter 5) are available on every Apple IIc, and on the enhanced Apple IIe.

# Vertical blanking

A signal called *vertical blanking* indicates when a display device should stop projecting dots until the display mechanism returns from the bottom of the screen to the top to make another pass. During this interval, a program can make changes to display memory pages, and thus provide a smooth, flicker-free transition to a new display.

On the Apple IIe, vertical blanking (VBL) is a signal whose level must be polled. (VBL is not available to software on the Apple II or II Plus.) On the Apple IIc, vertical blanking is an interrupt (VBlInt) that occurs on the trailing edge of the active-low VBL signal. Programs intended to run on all Apple II series computers must take this difference into account.

# **Display modes**

All models have 40-column text mode, low-resolution graphics mode, high-resolution graphics mode, and mixed graphics and text modes. The Apple IIe (revision B motherboard) with an Apple Extended 80-Column Text Card, and the Apple IIc have double high-resolution graphics mode also.

# Disk I/O

The Apple II, II Plus, and IIe can support up to six disk drives (although four is the recommended maximum) attached in controller cards plugged into slots 6, 5, and 4. The Apple IIc supports up to two disk drives: its built-in drive (treated as slot 6, drive 1), and one external disk drive (treated as slot 6, drive 2; also treated as slot 7, drive 1 under ProDOS) for external-drive startup purposes.

UniDisk 3.5 The Apple IIc with UniDisk 3.5 support does not use slot 7, drive 1 for external drives. They are handled through the Smartport described in Chapter 6. The firmware for slot 7 (\$C7xx) is needed for other parts of the firmware.

# Serial I/O

The Apple IIc serial ports (ports 1 and 2) are similar to Super Serial Cards installed in slots 1 and 2 of an Apple IIe. The serial port commands are a slightly modified subset of Super Serial Card commands. This subset includes all the commands supported by the earlier Apple Serial Interface Card and Communication Card.

# Serial ports versus serial cards

There are several important differences between Apple IIc serial ports and other Apple II series computers with serial cards installed in them.

Apple IIc serial ports have no switches. Instead, initial values are moved from firmware locations into auxiliary memory when the power is turned on. Changes made to these values in auxiliary memory remain in effect until the power is turned off. Pressing Open Apple-Control-Reset does not change them.

When the port itself is turned on (with an IN or PR command), the initial values in auxiliary memory are placed in the main memory screen holes assigned to the port. These characteristics can be changed by the port commands. The changed characteristics remain in effect until the port is turned off and then on again (with PR and IN commands).

The command syntax for the Apple IIc ports also differs from the syntax for serial cards. A separate command character, Control-A or Control-I, must precede each individual port command, whereas several commands to a serial card can be strung together between the command character and a carriage return character.

The letters used for some of the commands have been changed from those used with the Super Serial Card (such as S instead of B for sending a BREAK signal). Each serial port command letter is unique, to simplify command interpretation.

Changing the command character from Control-A to Control-I, or vice versa, makes the Super Serial Card change from communication mode to printer mode and back; this is not the case with Apple IIc serial ports. With the Apple IIc, use the *System Utilities* disk to change modes.

Super Serial Card commands support some functions that Apple IIc serial port commands don't support: translating incoming characters, such as changing lowercase to uppercase (for the benefit of the Apple II or II Plus); delaying after sending carriage return, line feed, or form feed, and so on.

UniDisk 3.5 Several new serial port commands are available on the Apple IIc with UniDisk 3.5 support. These commands have been added to make it easier to write programs that are also compatible with the Super Serial Card. See Chapters 7 and 8 for these new commands.

> Following a Control-I nnnN command, the Apple IIc automatically generates a carriage return after nnnN characters; with the Super Serial Card, you need to turn this on with Control-I C.

# Serial I/O buffers

The communication port firmware uses auxiliary memory page \$08 as an input and output buffer. By doing so, the firmware can keep up with higher baud rates. It can also hide data from the Monitor, Applesoft, and other system software.

Programs written for the Apple IIe or IIc can, of course, store information in auxiliary memory page \$08. However, such information is destroyed when the communication port is activated.

# Mouse and hand controllers

The DB-9 back panel connector on the Apple IIc is used for both the mouse and hand controllers. On the Apple IIe, the DB-9 connector supports hand controllers only; the mouse must use the connector on the interface card.

# Mouse input

The Apple IIc provides built-in firmware support for a mouse connected to the DB-9 mouse and hand controller connector. Apple IIc mouse support includes mouse movement and button interrupts (and vertical blanking interrupts for synchronization with the display); Apple IIe mouse support relies on polling VBL instead of vertical blanking interrupts.

As a result of how interrupts are handled on the two machines, the mouse firmware routine calls function somewhat differently for the Apple IIc and Apple IIe. However, using the calls in the manner described in Chapter 9 ensures mouse support compatibility between the two machines. The ratio of mouse movement to cursor movement is different on the Apple IIc from on the Apple IIe.

# Hand controller input and output

The Apple II, II Plus, and IIe have a 16-pin game I/O connector inside the case that supports three switch inputs, four analog (paddle) inputs, and four annunciator outputs. The Apple IIe and Apple IIc have a DB-9 back panel connector that supports the three switch inputs and two paddle inputs (plus two more on the internal GAME I/O connector of the Apple II, II Plus, and IIe).

The Apple IIc does not support the four annunciator outputs.

The characteristic response curve for hand controllers differs for the Apple IIc from that of the Apple II, II Plus, and IIe. Compare Figure F-1 with Figure 11-42. This was done so the hardware would support identifiable mouse and hand controller signals using the same circuits. The paddle-timing circuit on the Apple II Plus is slightly different from the one on the Apple IIe and IIc. On the Apple IIe and IIc the 100-ohm fixed resistor is between the NE556 discharge lead and the capacitor; the variable resistor in the paddle is connected directly to the capacitor. On the Apple II Plus, the capacitor is connected directly to the discharge lead, and the fixed resistor is in series with the paddle resistor.




Figure F-1 Apple II, II Plus, and IIe hand controller signals

# Cassette I/O

The Apple II, II Plus, and IIe all have cassette input and output jacks, memory locations, and Monitor support. The Apple IIc does not.

UniDisk 3.5 If you plan to run a program on your Apple IIc that handles cassette I/O, make sure that it does not access \$C028. The Apple IIc with UniDisk 3.5 support uses address \$C028 to toggle between its two 16K banks of memory.

# Hardware

Besides the different microprocessors used in various models in the Apple II series, there are important differences in power specifications and custom chips.

## Power

The power supplies for the Apple II, II Plus, and IIe are essentially the same. The floor transformer and voltage converter for the Apple IIc have smaller capacity for current and heat dissipation. Therefore, it is important to observe the load limits specified in each of the reference manuals.

# **Custom chips**

The Apple IIe custom chips (memory management unit and input/output unit) replaced dozens of Apple II Plus chips, and added the functionality of dozens more. The Apple IIc has custom MMU and IOU chips, too, but they represent different bonding options, and so their pin assignments are not compatible.

In addition, the Apple IIc has a custom general logic unit (GLU), timing generator (TMG), and disk controller unit (also known as an Integrated Woz Machine, or IWM). The Apple IIc has two hybrid units (AUD and VID) for audio and video amplification.



# **USA and International Models**

This appendix repeats some of the keyboard information given in Chapter 4 for the two USA keyboard layouts, for easy comparison with the other layouts available. Following these is a composite table of the ASCII codes and the characters associated with them on all the models discussed.

# Keyboard layouts and codes

Each of the following subsections has a keyboard illustration and a table of the codes that result from the possible keystrokes. Note, however, that Table G-1 is the basic table of keystrokes and their codes. For simplicity, subsequent tables (up to Table G-7) list only the keystrokes and codes that differ from those in Table G-1.

For example, pressing the A key produces a (hexadecimal 61); pressing Shift-A produces uppercase A (hexadecimal 41); pressing Control-A or Control-Shift-A produces *SOH* (the ASCII Start Of Header control character, hexadecimal 01). You can tell that this key has the same effect on all keyboards because nothing appears in Tables G-2 through G-7 for that key.

A quick way to find out which characters in the ASCII set change on international keyboards is to check Table G-8. In fact, only a few of them change. The pairing of characters on keys varies more. Note: On all but the French and Italian keyboards, Caps Lock affects only keys that can produce both lowercase letters (with or without an accent) and their uppercase equivalents. With these keys, Caps Lock down is equivalent to holding down Shift, resulting in uppercase instead of lowercase. If a key produces only a lowercase version of an accented letter, then Caps Lock does not affect it.

On the French and Italian keyboards, Caps Lock shifts all the keys. Furthermore, on the French keyboard, when Caps Lock is down the Shift key undoes the shifting.

The shapes and arrangement of keys in Figures G-1 and G-2 follow the ANSI (American National Standards Institute) standard, which is used mainly in North and South America. The shapes and arrangement of keys in Figure G-3 follow the ISO (International Standards Organization) standard used in Europe and elsewhere.

The only differences between the ANSI and ISO versions of the USA keyboard are

- □ the shapes of three keys: the left Shift key, Caps Lock, and Return
- □ the resulting repositioning of two keys (| and ~) in Figures G-1 and G-3
- □ for some countries, the arrow symbols on Tab, Caps Lock, Return, and the two Shift keys (as shown in Figure G-3)

# USA standard (Sholes) keyboard

Figure G-1 shows the standard (Sholes) keyboard as it is laid out for USA models of the Apple IIc with the keyboard switch up. Table G-1 lists the ASCII codes resulting from all simple and combination keystrokes on this keyboard.

reset []80/40 []keyboard

disk use power

esc	! 1		@ 2	# 3		\$ 4	% 5		6	87		* 8		( g	) 0		=		+=	de	elete
tab		0	Пи	/	E	R		T		Y	U		1		0	F	,	[ [		] ]	
control		A		S	D		F	G		H		J	ĸ		L		; ;		// /	returi	n
shift			Ζ		Y	С	V	,	В		N		И	< ,		>		? /	s	hift	
caps lock	~``			ά					2					T	¢.	•			»	↓	1

#### Figure G-1

USA standard (or Sholes) keyboard, keyboard switch up

#### Table G-1 Keys and ASCII codes

Key	Key alone		+ Control		+ Shift		+ Both	
	Code	Char	Code	Char	Code	Char	Code	Char
Delete	7F	DEL	7F	DEL	7F	DEL	7F	DEL
Left Arrow	08	BS	08	BS	08	BS	08	BS
Tab	09	HT	09	HT	09	HT	09	HT
Down Arrow	0A	LF	0A	LF	0A	LF	0A	LF
Up Arrow	<b>0B</b>	VT	0B	VT	0B	VT	0B	VT
Return	0D	CR	0D	CR	0D	CR	0D	CR
<b>Right Arrow</b>	15	NAK	15	NAK	15	NAK	15	NAK
Escape	1B	ESC	1B	ESC	1B	ESC	1B	ESC
Space	20	SP	20	SP	20	SP	20	SP
	27	1	27	1	22	"	22	"
, <	2C	,	2C	,	3C	<	3C	<
	2D	-	1F	US	5F	_	1F	US
. >	2E		2E		3E	>	3E	>
/ ?	2F	1	2F	/	3F	?	3F	?
0)	30	0	30	0	29	)	29	)
1!	31	1	31	1	21	1	21	!
2@	32	2	00	NUL	40	@	00	NUI
3 #	33	3	33	3	23	#	23	#

Table G-1	(continued)
Keys and	ASCII codes

	Key d	alone	+ Co	ntrol	+ Sh	hift	+ Bo	oth
Key	Code	Char	Code	Char	Code	Char	Code	Char
4 \$	34	4	34	4	24	\$	24	\$
5 %	35	5	35	5	25	%	25	%
6 ^	36	6	1E	RS	5E	^	1E	RS
7 &	37	7	37	7	26	&	26	&
8 *	38	8	38	8	2A	*	2A	*
9(	39	9	39	9	28	(	28	(
;:	3B	;	3B	;	3A	:	3A	:
= +	3D	=	3D	=	2B	+	2B	+
[{	5B	[	1B	ESC	7B	{	1B	ESC
<b>\</b> 1	5C	Λ	1C	FS	7C	1	1C	FS
] }	5D	]	1D	GS	7D	}	1D	GS
! ~	60	1	60	!	7E	~	7E	~
A	61	a	01	SOH	41	Α	01	SOH
В	62	b	02	STX	42	В	02	STX
С	63	с	03	ETX	43	С	03	ETX
D	64	d	04	EOT	44	D	04	EOT
Е	65	е	05	ENQ	45	Е	05	ENQ
F	66	f	06	ACK	46	F	06	ACK
G	67	g	07	BEL	47	G	07	BEL
Н	68	h	08	BS	48	н	08	BS
Ľ	69	i	09	HT	49	Ι	09	HT
I	6A	j	0A	LF	4A	J	0A	LF
ĸ	6B	k	0B	VT	4B	ĸ	0B	VT
L	6C	1	0C	FF	4C	L	0C	FF
М	6D	m	0D	CR	4D	М	0D	CR
N	6E	n	0E	SO	4E	Ν	0E	SO
0	бF	0	0F	SI	4F	0	0F	SI
Р	70	р	10	DLE	50	Р	10	DLE
Q	71	q	11	DC1	51	Q	11	DC1
R	72	r	12	DC2	52	R	12	DC2
S	73	s	13	DC3	53	S	13	DC3
Т	74	t	14	DC4	54	Т	14	DC4
U	75	u	15	NAK	55	U	15	NAK
V	76	v	16	SYN	56	v	16	SYN
W	77	w	17	ETB	57	w	17	ETB
X	78	x	18	CAN	58	X	18	CAN
	79	y	19	EM	59	Y	19	EM
Y								

*Note:* Codes are in hexadecimal here; refer to Table G-8 for decimal equivalents.

# USA simplified (Dvorak) keyboard

Figure G-2 shows the Dvorak layout of the USA keyboard. Characters are paired up on keys in exactly the same way as on the USA standard keyboard; only individual key positions are changed. In fact, you can change the keycap arrangement to match Figure G-2, lock the keyboard switch in its down position, and have a working Dvorak keyboard. All keystrokes produce the same ASCII codes as those shown in Table G-1.

reset | ||80/40 || keyboard

disk use power

esc	/ 1		@ 2	#3	2	\$ 4		% 5		6 6	& 7		* 8		( g		) 0		( [	] ]		dei	lete
tab		" '	,	¢.	>		Р		Ŷ		F	G		С		R	Ι	L		2 	+ =		l \
control		A		0		E		IJ	/		D		H	7	-	N	'	s		-		return	
shift			: ;		Q		J	/	ĸ	x		В		M	l	N	V	,	Ζ		shift		
caps lock	~ `			d	3											ú		<del>&lt;</del>		·->	↓ ↓		1

### Figure G-2

USA simplified (or Dvorak) keyboard, keyboard switch down

## ISO layout of USA keyboard

Figure G-3 shows the layout of all ISO European keyboards (except the Italian keyboard) when the keyboard switch is up. All keystrokes produce the same ASCII codes as those shown in Table G-1.

**[1**80/40 **[1111** reset \$ 4 % 5 # 3 Λ & 7 × @ +( 9 ) 0 \_ 2 1 6 8 esc = delete } ] [ [ Ε Р Q R γ  $\rightarrow$ W Т U 1 0 لے //  $\sim$ : S D F G K 1 ١ A Η J L control ; ? < > Ζ X С V В М N 1 1 s Ŷ , ↑  $\mathcal{O}$ Ú i Ć <del><</del>... --->

#### Figure G-3

ISO version of USA standard keyboard, keyboard switch up

## **English keyboard**

With the keyboard switch up, the English model of the Apple IIc keyboard layout is as shown in Figure G-3, and keystrokes produce the ASCII codes shown in Table G-1.

With the keyboard switch down, the English model keyboard layout is as shown in Figure G-4. The change in ASCII code production (from that in Table G-1) is shown in Table G-2.

The only changed character is the substitution of the British poundsterling symbol ( $\pounds$ ) for the cross-hatch symbol (#) on the shifted 3-key.

reset		] 80	<sup>/40</sup> (	[] <i>m</i>																	0
esc	! 1	@ 2		£ 3		\$ 4	% 5		^ 6	Å 7		* 8		( 9	ĺ	) )	=	-	+		lelete
tab		۵	W		E	R		Τ		Y	U		/		0	F	,	[ [		] ]	return
control		A		s	D		F	G		H		J	ĸ		L		: ;		// /	\ `	
shift	1		Ζ	X		С		V	В		N		М	\ ,	<	>		? /		shift	
caps lock				Ċ											Ŕ	•			•	Ļ	<b>↑</b>

### Figure G-4

English keyboard, keyboard switch down

#### Table G-2

English keyboard code differences from Table G-1

	Key	alone	+ Ca	ontrol	+ S	hift	+ B	oth
Key	Code	Char	Code	Char	Code	Char	Code	Char
3 £	33	3	33	3	23	£	23	£

*Note:* Codes are in hexadecimal here; refer to Table G-8 for decimal equivalents.

## French keyboard

With the keyboard switch up, the French model of the Apple IIc keyboard layout is as shown in Figure G-3, and keystrokes produce the ASCII codes shown in Table G-1.

With the keyboard switch down, the French model keyboard layout is as shown in Figure G-5. The changes in ASCII code production (from that in Table G-1) are shown in Table G-3.

Note that on the French keyboard, Caps Lock shifts to the upper characters on all keys. With Caps Lock on, Shift "unshifts" to the lower character on any key pressed with it.

reset	7	L	<b>]</b> 80/4	40 U	7																/6	1	0
esc	1 &		2 é		3 "	4		5 (		6 §	7 è		8 !		9 Ç		0 à		。 )		_	de	lete
$\rightarrow$		A		Ζ		E	R		Т	Y		U		1		0		Р		 ^		* \$	€]
control			2	s		D	ŀ	5	G		Η		/		K	L		M	1	% ù		£	
£		> <	И	V	X		С	V		В		N					/:		+		£		
₽					Ċ					1						Ś		€				i	1

### Figure G-5

French keyboard, keyboard switch down

	Key	alone	+ Co	ontrol	+ S	hift	+ B	oth
Key	Code	Char	Code	Char	Code	Char	Code	Cha
& 1	26	&	26	&	31	1	31	1
é 2	7B	é	7B	é	32	2	32	2
" 3	22	"	22	"	33	3	33	3
' 4	27	1	27	1	34	4	34	4
(5	28	(	28	(	35	5	35	5
§ 6	5D	S	1D	GS	36	6	1D	GS
è 7	7D	è	7D	è	37	7	37	7
! 8	21	!	21	!	38	8	38	8
ç9	5C	ç	1C	FS	39	9	1C	FS
à 0	40	à	00	NUL	30	0	00	NUL
)°	29	)	1B	ESC	5B	0	1B	ESC
۸	5E	Λ	1E	RS	7E	•	1E	RS
\$*	24	\$	24	\$	2A		2A	*
ù %	7C	ù	7C	ù	25	%	25	%
£`	60	•	60	•	23	£	23	£
< >	3C	<	3C		3E	>	3E	>
, ?	2C	,	2C	,	3F	?	3F	?
;.	3B	;	3B	;	2E	•	2E	÷
:/	3A	:	3A		2F	1	2F	1

; refer to Table G-8 for decimal equivalents.

Note: Codes are	in	hexadecimal	here;

## Canadian keyboard

With the keyboard switch up, the Canadian model of the Apple IIc keyboard layout is as shown in Figure G-1, and keystrokes produce the ASCII codes shown in Table G-1.

With the keyboard switch down, the Canadian model keyboard layout is as shown in Figure G-6. The changes in ASCII code production (from that in Table G-1) are shown in Table G-4.

*[*]80/40 /]*1*111 reset

esc	<i>!</i> 1		@ ° 2		#£ 3	\$ 4		% 5		^ § 6	87		* 8		( 9		) 0		=	+		del	ete
tab		۵		W		Ē	R		Τ		Y	U		1		0		Р		[ è [ à	1	^ ù	
control		4	4	s		D		F	G		H	Ι	J		K			: ;		// /	,	return	
shift			Z		X		С	l	/	В		N		М	]	<				ç é	, shift		
caps lock	~ <i>?</i>	<i>.</i>			Ċ											¢		<b>←</b>		->	Į ↓		<b>↑</b>

Table C 4

### Figure G-6

Canadian keyboard, keyboard switch down

	Key	alone	+ Co	ontrol	+ S	hift	+ B	oth
Key	Code	Char	Code	Char	Code	Char	Code	Char
2 °	32	2	00	NUL	5B	0	00	NUL
3£	33	3	33	3	23	£	23	£
6 S	36	6	RS	1E	5D	S	RS	1E
àè	40	à	<b>7</b> F	DEL	7D	è	7F	DEL
Ù٨	7C	Ù	7C	Ù	5E	^	5E	^
`?	60	•	ESC	1B	3F	?	1D	GS
éç	7B	é	1C	FS	5C	ç	1C	FS
" /	7E	23	7E	33	2F	/	2F	1

Note: Codes are in hexadecimal here; refer to Table G-8 for decimal equivalents.

## German keyboard

With the keyboard switch up, the German model of the Apple IIc keyboard layout is as shown in Figure G-3, and keystrokes produce the ASCII codes shown in Table G-1.

With the keyboard switch down, the German model keyboard layout is as shown in Figure G-7. The change in ASCII code production (from that in Table G-1) is shown in Table G-5.

**[]**80/40 **[]**## reset

esc		! 1		" 2		§ 3	\$ 4	)	% 5		& 6		/ 7		, }	) g		 0		? ß		\ /	a	lelete
->/			۵		W		E	R		T		Ζ	L	/	/		0		Р		Ü		* +	<i>چ</i> ا
contro	ol		A	1	S		D		F	6	;	Н		J		K		L		<u>j</u>		Ä	#	
÷		ン イ	•	Y		X		С		V	В		N		М		; ,	:		=	_	1	¢	
₹75						Ć								9			Ś		←…				₩	1

### Figure G-7

German keyboard, keyboard switch down

	Key	alone	+ Co	ontrol	+ S	hift	+ B	oth
Key	Code	Char	Code	Char	Code	Char	Code	Char
2 "	32				22	"	22	н
3 S	33	3	00	NUL	40	S	00	NUL
6&	36	6	36	6	26	&	26	&
7/	37	7	37	7	2F	/	2F	1
8(	38	8	38	8	28	(	28	(
9)	39	9	39	9	29	)	29	)
0 =	30	0	30	0	3D	=	3D	=
ß ?	7E	ß	7E	ß	3F	?	3F	?
Ü	7D	Ü	1D	GS	5D	Ü	1D	GS
+ *	2B	+	2B	+	2A	*	2A	*
Ö	7C	Ö	1C	FS	5C	Ö	1C	FS
Ä	7B	Ä	1B	ESC	5B	Ä	1B	ESC
# A	23	#	1E	RS	5E	^	1E	RS
< >	3C	<	3C	<	3E	>	3E	>
, ;	2C	,	2C	,	3B	;	3B	;
. :	<b>2</b> E		<b>2</b> E	•	3A	:	3A	:

 Table G-5

 German keyboard code differences from Table G-1

*Note:* Codes are in hexadecimal here; refer to Table G-8 for decimal equivalents.

## Italian keyboard

With the keyboard switch down, the Italian model keyboard layout is as shown in Figure G-8. The change in ASCII code production (from that in Table G-1) is shown in Table G-6.

With the keyboard switch up, the Italian model keyboard produces exactly the same ASCII codes for each key, but what is displayed differs for the ten characters indicated with the circled numbers 0, 2–5, and 7–11 in Table G-8.

**[]**80/40 **[]**1111 reset

esc	1 &		2"		3 '	4		5 Ç		6 è	7	,	8 £		9 à	0 é		_	+		elete
<b>→</b>		a		Ζ		E	R		T		γ	[ U		1	Ι	0	Р		î	* \$	€]
control			A	3	S	D		F	G		H		J	ĸ		L	N	1	% ù	° §	
ŵ		> <		W	x I		С		V	B		N		)	;		/ :	! ò		$\hat{C}$	
₽					Ú		¢.									ű.	<del>~</del>			↓ ↓	<b>↑</b>

### Figure G-8

Italian keyboard, keyboard switch down

	Key	alone	+ Co	ontrol	+ S	hift	+ B	oth
Key	Code	Char	Code	Char	Code	Char	Code	Char
& 1	26	&	26	&	31	1	31	1
" 2	22	м	22	**	32	2	32	2
' 3	27	1	27	•	33	3	33	3
(4	28	(	28	(	34	4	34	4
ç5	5C	ç	1C	FS	35	5	1C	FS
è6	7D	è	7D	è	36	6	36	6
)7	29	)	29	)	37	7	37	7
£ 8	23	£	23	£	38	8	38	8
à9	7B	à	7B	à	39	9	39	9
é0	5D	é	1D	GS	30	0	1D	GS
Ì٨	7E	Ì	1E	RS	5E	^	1E	RS
\$*	24	\$	24	\$	2A	*	2A	*
ù %	60	ù	60	ù	25	%	25	%
٢°	40	S	00	NUL	5B	0	1B	ESC
< >	3C	<	3C	<	3E	>	3E	>
, ?	2C	,	2C	,	3F	?	3F	?
;.	3B	;	3B	;	2E		2E	•
: /	3A	:	3A	:	2F	/	2F	1
ò !	7C	ò	7C	ò	21	!	21	!

 Table G-6

 Italian keyboard code differences from Table G-1

Note: Codes are in hexadecimal here; refer to Table G-8 for decimal equivalents.

## Western Spanish keyboard

With the keyboard switch up, the Western (that is, American) Spanish model of the Apple IIc keyboard layout is as shown in Figure G-1, and keystrokes produce the ASCII codes shown in Table G-1.

With the keyboard switch down, the Western Spanish model keyboard layout is as shown in Figure G-9. The change in ASCII code production (from that in Table G-1) is shown in Table G-7.

<u>|reset</u> | []80/40 |]**!!!!** 



esc	i 1		i 2		£ 3	\$ 4	)	% 5		/ 6	87	r i	* 8		( g		) 0		_	+		del	lete
$\rightarrow$		۵		W		E	R		Τ		γ	U		1		0		Р		0 /	۲ ۱		ર્જ ~
control	2		A		S	D		F	G		H		J		K			Ñ		: ;		Ę	
Û				Ζ	X		С		V	В		N		М		?	/		" Ç		ᡠ		
₽	> <				Ć				×							Ś		←…		<del>&gt;</del>	ļ		<b>*</b> :

### Figure G-9

Western Spanish keyboard, keyboard switch down

	Key	alone	+ Cc	ontrol	+ S	hift	+ B	oth
Key	Code	Char	Code	Char	Code	Char	Code	Char
1;	31	1	31	1	5B	ī	5B	i
2 ¿	32	2	32	2	5D	ć	5D	ż
3£	33	3	33	3	23	£	23	
6/	36	6	36	6	2F	/	2F	1
- 0	27	-	27	-	7B	0	7B	0
^^	60		00	NUL	5E	^	00	NUL
~ \$	7E	~	7F	DEL	40	S	7F	DEL
Ñ	7C	Ñ	1C	FS	5C	Ñ	1C	FS
, ?	2C	,	2C	,	3F	?	3F	?
. !	2E		2E	•	21	!	21	!
ç"	7D	ç	1D	GS	22		1D	GS
	3C	<	1E	RS	3E	>	1E	RS
< >	3C		1E	RS	3E	>	1E	

 Table G-7

 Western Spanish keyboard code differences from Table G-1

*Note:* Codes are in hexadecimal here; refer to Table G-8 for decimal equivalents.

# **ASCII character sets**

Table G-8 lists the ASCII (American National Standard Code for Information Interchange) codes that the Apple IIc uses, as well as the decimal and hexadecimal equivalents. Where there are differences between character sets, an asterisked number in the main table refers to a column in the following part of the table.

## Table G-8

ASCII co	ode e	quiva	lents
----------	-------	-------	-------

ASCII	Dec	Hex	ASC	l Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex
NUL	00	00	SP	32	20	2*	64	40	7*	96	60
SOH	01	01	!	33	21	Α	65	41	a	97	61
STX	02	02	**	34	22	В	66	42	b	98	62
ETX	03	03	0*	35	23	С	67	43	с	99	63
EOT	04	04	1*	36	24	D	68	44	d	100	64
ENQ	05	05	%	37	25	Ε	69	45	e	101	65
ACK	06	06	&	38	26	F	70	46	f	102	66
BEL	07	07	•	39	27	G	71	47	g	103	67

ASCII	Dec	Hex	ASCI	Dec	Hex	ASCII	Dec	Hex	ASCII	Dec	Hex
BS	08	08	(	40	28	н	72	48	h	104	68
HT	09	09	)	41	29	I	73	49	i	105	69
LF	10	0A	•	42	2A	J	74	4A	j	106	6A
VT	11	<b>0</b> B	+	43	2B	К	75	4	k	107	6B
FF	12	0C	,	44	2C	L	76	4C	1	108	6C
CR	13	0D	-	45	2D	Μ	77	4D	m	109	6D
SO	14	0E		46	2E	Ν	78	4E	n	110	6E
SI	15	0F	1	47	2F	0	79	4F	0	111	6F
DLE	16	10	0	48	30	Р	80	50	р	112	70
DC1	17	11	1	49	31	Q	81	51	q	113	71
DC2	18	12	2	50	32	R	82	52	r	114	72
DC3	19	13	3	51	33	S	83	53	s	115	73
DC4	20	14	4	52	34	Т	84	54	t	116	74
NAK	21	15	5	53	35	U	85	55	u	117	75
SYN	22	16	6	54	36	v	86	56	v	118	76
ETB	23	17	7	55	37	W	8	57	w	119	77
CAN	24	18	8	56	38	х	88	58	x	120	78
EM	25	19	9	57	39	Y	89	59	у	121	79
SUB	26	1A	:	58	3A	Z	90	5A	z	122	7A
ESC	27	1B	;	59	3B	3*	91	5B	8*	123	7B
FS	28	1C	<	60	3C	4*	92	5C	9*	124	7C
GS	29	1D	=	61	3D	5*	93	5D	10*	125	7D
RS	30	1E	>	62	3E	6*	94	5E	11*	126	7E
US	31	1F	?	63	3F	_	95	5F	DEL	127	7F

# Table G-8 (continued)ASCII code equivalents

The following characters correspond to those followed by an asterisk in the preceding part of the table.

•	0	1	2	3	4	5	6	7	8	9	10	11
Hexadecimal	23	24	40	5B	5C	5D	5E	60	7B	7C	7D	7E
English (USA)	#	\$	@	[	١	]	Λ	•	{	1	}	~
English (UK)	£	\$	@	[	١	]	٨	•	{	1	}	~
German	#	\$	S	Ä	Ö	Ü	٨	•	ä	ö	ü	ß
French	£	\$	à	۰	ç	S	۸	•	é	Ù	è	••
Italian	£	\$	S	۰	ç	é	۸	Ù	à	ò	è	Ì
Spanish	£	\$	S	i	Ñ	ż	۸	•	0	ñ	ç	~

# Certification

In the countries where it is applicable, the following product safety certification supplements the USA FCC Class B notice printed on the inside front cover of this manual. The safety instructions apply to all countries.

## **Product safety**

This product is designed to meet the requirements of safety standard IEC 380, Safety of Electrically Energized Office Machines.

## Important safety instructions

This equipment is intended to be electrically grounded. This product is equipped with a plug having a third (grounding) pin. This plug will fit only into a grounding-type alternating current outlet. This is a safety feature.

If you are unable to insert the plug into the outlet, contact a licensed electrician to replace the outlet and, if necessary, install a grounding conductor.

Do not defeat the purpose of the grounding-type plug.

# Power supply specifications

The basic specifications of the power supply furnished with the Apple IIc for use in Europe and other countries having 50-Hz alternating current are shown in Table G-8.

# Table G-850-Hz power supply specifications

Line voltage	199 to 255 VAC, 50 Hz
Maximum input	25 W
power consumption	
Supply voltage	+15 VDC (nominal)
Supply current	1.2 A (nominal)



# **Conversion Tables**

This briefly discusses bits and bytes and what they can represent, and peripheral identification numbers. It also contains conversion tables for hexadecimal to decimal and negative decimal, and a number of 8-bit codes.

These tables are intended for convenient reference. This appendix is not intended as a tutorial for the materials discussed. The brief section introductions are for orientation only.

# Bits and bytes

This section discusses the relationships between bit values and their position within a byte. Here are some rules of thumb regarding the 65C02:

- $\square$  A **bit** is a binary digit; it can be either a 0 or a 1.
- □ A bit can be used to represent any two-way choice. Some choices that a bit can represent in the Apple IIc are listed in Table H-1.
- Bits can also be combined in groups of any size to represent numbers. Most of the commonly used sizes are multiples of four bits.
- □ Four bits make a **nibble** (sometimes spelled *nybble*).
- □ One nibble can represent any of 16 values. Each of these values is assigned a number from 0 through 9 and (because our decimal system has only 10 of the 16 digits we need) A through F.
- □ Eight bits (two nibbles) make a byte (Figure H-1).

- $\Box$  One **byte** can represent any of 16 x 16 (or 256) values. The value can be specified by exactly two hexadecimal digits.
- □ Bits within a byte are numbered from bit 0 on the right to bit 7 on the left.
- □ The bit number is the same as the power of 2 that it represents, in a manner completely analogous to the digits in a decimal number.
- □ One memory position in the Apple IIc contains one 8-bit byte of data.
- □ How byte values are interpreted depends on whether the byte is an instruction in a language, part or all of an address, an ASCII code, or some other form of data. Tables H-6 through H-9 list some of the ways bytes are commonly interpreted.
- □ Two bytes make a **word.** The 16 bits of a word can represent any one of 256 x 256 (or 65,536) different values.
- □ The 65C02 uses a 16-bit word to represent memory locations. It can therefore distinguish among 65,536 (64K) locations at any given time.
- □ A memory location is one byte of a 256-byte page. The low-order byte of an address specifies this byte. The high-order byte specifies the memory page the byte is on.

#### Table H-1

What a bit can represent

Context	Representing	0 =	1 =
Binary number	Place value	0	1 x that power of 2
Logic	Condition	False	True
Any switch Any switch	Position Position	Off Clear*	On Set
Serial transfer	Beginning	Start	Carrier (no information yet)
Serial transfer	Data	0 value	1 value
Serial transfer	Parity	SPACE	MARK
Serial transfer	End		Stop bit(s)
Serial transfer	Communication state	BREAK	Carrier


# Table H-1 (continued)What a bit can represent

Context	Representing	0 =	1 =
P reg. bit N	Neg. result?	No	Yes
P reg. bit V	Overflow?	No	Yes
P reg. bit B	BRK command?	No	Yes
P reg. bit D	Decimal mode?	No	Yes
P reg. bit I	IRQ interrupts	Enabled	Disabled (masked out)
P reg. bit Z	Zero result?	No	Yes
P reg. bit C	Carry required?	No	Yes
* Sometimes am	biguously termed reset		

\* Sometimes ambiguously termed reset.

### Figure H-1

Bits, nibbles, and bytes



### Table H-2

Values represented by a nibble

			/	-	
Binary	Hex	Dec	Binary	Hex	Dec
0000	\$0	0	1000	\$8	8
0001	\$1	1	1001	\$9	9
0010	\$2	2	1010	\$A	10
0011	\$3	3	1011	\$B	11
0100	\$4	4	1100	\$C	12
0101	\$5	5	1101	\$D	13
0110	\$6	6	1110	\$E	14
0111	\$7	7	1111	\$F	15

# Hexadecimal and decimal

Use Table H-3 for conversion of hexadecimal and decimal numbers.

### Table H-3

Digit	\$x000	\$0x00	\$00x0	\$000x		
F	61440	3840	240	15		
Е	57344	3584	224	14		
D	53248	3328	208	13		
С	49152	3072	192	12		
В	45056	2816	176	11		
Α	40960	2560	160	10		
9	36864	2304	144	9		
8	32768	2048	128	8		
7	28672	1792	112	7		
6	24576	1536	96	6		
5	20480	1280	80	5		
4	16384	1024	64	4		
3	12288	768	48	3		
2	8192	512	32	2		
1	4096	256	16	1		

Hexadecimal/decimal conversion

To convert a hexadecimal number to a decimal number, find the decimal numbers corresponding to the positions of each hexadecimal digit. Write them down and add them up.

For example:

\$3C =	?	\$]	FD47	=	?
\$30 =	48	\$1	F000	=	61440
\$0C =	12	\$	D00	=	3328
) <del></del>		\$	40	=	64
\$3C =	60	\$	7	=	7
		\$]	FD47	=	64839

To convert a decimal number to hexadecimal, subtract from the decimal number the largest decimal entry in the table that is less than it. Write down the hexadecimal digit (noting its place value) also. Now subtract the largest decimal number in the table that is less than the decimal remainder, and write down the next hexadecimal digit. Continue until you have 0 left. Add up the hexadecimal numbers.

### For example:

16215	=	\$ ?						
16215	-	12288	=	3927	12288	=	\$70	000
3927		3840	=	87	3840	=	\$ I	200
87	-	80	=	7	80	-	\$	50
		7			7	=	\$	7
					16215	=	\$71	757

# Hexadecimal and negative decimal

If a number is larger than decimal 32,767, Applesoft BASIC allows and Integer BASIC requires you to use the negative-decimal equivalent of the number. Table H-4 is set up to make it easy for you to convert a hexadecimal number directly to a negative-decimal number.

### Table H-4

Hexadecimal to negative decimal conversion

Digit	\$x000	\$\$0x00	\$\$00x0	\$\$000x
F	0	0	0	-1
E	-4096	-256	-16	-2
D	-8192	-512	-32	-3
С	-12288	-768	-48	-4
В	-16384	-1024	-64	-5
A	-20480	-1280	-80	-6
9	-24576	-1536	-96	-7
8	-28672	-1792	-112	8
7		-2048	-128	-9
6		-2304	-144	-10
5		-2560	-160	-11
4		-2816	-176	-12
3		-3072	-192	-13
2		-3328	-208	-14
1		-3584	-224	-15
0		-3840	-240	-16

To perform this conversion, write down the four decimal numbers corresponding to the four hexadecimal digits (0's included). Then add their values (ignoring their signs for a moment). The resulting number, with a minus sign in front of it, is the desired negativedecimal number.

For example:

\$0	2010	=	-	?
\$0	2000:		-1	2288
\$	000:		-	3840
\$	10:		-	224
\$	0:		-	16
\$0	2010		-1	6368

To convert a negative-decimal number directly to a positivedecimal number, add it to 65,536. (This addition ends up looking like subtraction.)

For example:

-151 = + ? 65536 + (-151) = 65536 - 151 = 65385

To convert a negative-decimal number to a hexadecimal number, first convert it to a positive-decimal number, then use Table H-3.

## Peripheral identification numbers

Many Apple products now use peripheral identification numbers (called *PIN numbers*) as shorthand to designate serial device characteristics. The Apple II series *Universal Utilities* disk presents a menu from which to select the characteristics of, say, a printer or modem. From the selections made, it generates a PIN for the user. Other products have a ready-made PIN that the user can simply type in.

Table H-5 is a definition of the PIN number digits. When communication mode is selected, the seventh digit is ignored.


For example:

252/1111 means:

Communication mode. 8 data bits, 1 stop bit. 300 baud (bits per second). No parity.

Do not echo output to display. No line feed after carriage return. Do not generate carriage returns.

#### Table H-5 PIN numbers



• If you select communication mode, then seventh digit must equal 1. This value is supplied automatically when you use the UUD.

# Eight-bit code conversions

Tables H-6 through H-9 show the entire ASCII character set. Note that character values are shown with the high bit off. Unless otherwise noted, all ASCII character values above \$7F (127 decimal) generate the same character as that value with the high bit off. Here is how to interpret these tables:

- □ The Binary column has the 8-bit code for each ASCII character.
- □ The first 128 ASCII entries represent 7-bit ASCII codes plus a high-order bit of 0 (SPACE parity or Pascal)—for example, 01001000 for the letter *H*.
- □ The last 128 ASCII entries (from 128 through 255) represent 7-bit ASCII codes plus a high-order bit of 1 (MARK parity or BASIC)—for example, 11001000 for the letter *H*.
- □ A transmitted or received ASCII character will take whichever form (in the communication register) is appropriate if odd or even parity is selected—for example, 11001000 for an odd-parity *H*, 01001000 for an even-parity *H*.
- □ The ASCII Char column gives the ASCII character name.
- □ The *Interpretation* column spells out the meaning of special symbols and abbreviations, where necessary.
- □ The *What to type* column indicates what keystrokes generate the ASCII character (where it is not obvious).
- □ The columns marked *Pri* and *Alt* indicate what displayed character results from each code when using the primary or alternate display character set, respectively. Boldface is used for inverse characters; italic is used for flashing characters.

Note that the values \$40 through \$5F (and \$C0 through \$DF) in the alternate character set are displayed as MouseText characters (Figure 5-1) if the firmware is set to do so, or if the firmware is bypassed.

Note: The primary and alternate displayed character sets in Tables H-6 through H-9 are the result of firmware mapping. The character generator ROM actually contains only one character set. The firmware mapping procedure is described in Chapter 3.

### Table H-6

Control characters, high bit off

Binary	Dec	Hex	ASCII char	Interpretation	What to type	Pri	Alt
0000000	0	\$00	NUL	Blank (null)	Control-@	8	@
0000001	1	\$01	SOH	Start of header	Control-A	A	A
0000010	2	\$02	STX	Start of text	Control-B	в	В
0000011	3	\$03	ETX	End of text	Control-C	С	С
0000100	4	\$04	EOT	End of transm.	Control-D	D	D
0000101	5	\$05	ENQ	Enquiry	Control-E	Е	Е
0000110	6	\$06	ACK	Acknowledge	Control-F	F	F
0000111	7	\$07	BEL	Bell	Control-G	G	G
0001000	8	\$08	BS	Backspace	Control-H or Left Arrow-H	н	н
0001001	9	\$09	HT	Horizontal tab	Control-I or Tab	I	Ι
0001010	10	\$0A	LF	Line feed	Control-J or Down Arrow-J	J	J
001011	11	\$0B	VT	Vertical tab	Control-K or Up Arrow	K	K
001100	12	\$0C	FF	Form feed	Control-L	L	L
0001101	13	\$0D	CR	Carriage return	Control-M or Return	М	М
0001110	14	\$0E	SO	Shift out	Control-N	N	Ν
0001111	15	\$0F	SI	Shift in	Control-O	0	0
010000	16	\$10	DLE	Data link escape	Control-P	Р	Р
010001	17	\$11	DC1	Device control 1	Control-Q	Q	Q
010010	18	\$12	DC2	Device control 2	Control-R	R	R
010011	19	\$13	DC3	Device control 3	Control-S	s	S
010100	20	\$14	DC4	Device control 4	Control-T	Т	Т
010101	21	\$15	NAK	Neg. acknowledge	Control-U or Right Arrow	U	U
010110	22	\$16	SYN	Synchronization	Control-V	$\mathbf{v}$	V
010111	23	\$17	ETB	End of text blk.	Control-W	W	W
0011000	24	\$18	CAN	Cancel	Control-X	х	х
011001	25	\$19	EM	End of medium	Control-Y	Y	Y
0011010	26	\$1A	SUB	Substitute	Control-Z	Z	Z
011011	27	\$1B	ESC	Escape	Control-[ or Escape	[	[
011100	28	\$1C	FS	File separator	Control-\	١	١
011101	29	\$1D	GS	Group separator	Control-]	]	1
011110	30	\$1E	RS	Record separator	Control-^	۸	^
0011111	31	\$1F	US	Unit separator	Control	_	_

### Table H-7 Special characters, high bit off

					and the second		
			ASCII		anno - a ao - a		
Binary	Dec	Hex	char	Interpretation	What to type	Pri	Alt
0100000	32	\$20	SP	Space	Space bar		
0100001	33	\$21	1			1	!
0100010	34	\$22	"			н	"
0100011	35	\$23	#			#	#
0100100	36	\$24	\$			\$	\$
0100101	37	\$25	%			%	%
0100110	38	\$26	&			&	&
0100111	39	\$27		Apostrophe		'	•
0101000	40	\$28	(			(	(
0101001	41	\$29	)			)	)
0101010	42	\$2A	•			•	*
0101011	43	\$2B	+			+	+
0101100	44	\$2C	,	Comma		,	,
0101101	45	\$2D	-	Hyphen		-	-
0101110	46	\$2E		Period		<b>H</b>	•
0101111	47	\$2F	/			/	/
0110000	48	\$30	0			0	0
0110001	49	\$31	1			1	1
0110010	50	\$32	2			2	2
0110011	51	\$33	3			3	3
0110100	52	\$34	4			4	4
0110101	53	\$35	5			5	5
0110110	54	\$36	6			6	6
0110111	55	\$37	7			7	7
0111000	56	\$38	8			8	8
0111001	57	\$39	9			9	9
0111010	58	\$3A	:			:	:
0111011	59	\$3B	;			;	;
0111100	60	\$3C	<			<	<
0111101	61	\$3D	=			=	=
0111110	62	\$3E	>			>	>
0111111	63	\$3F	?			?	?

### Table H-8

Uppercase characters, high bit off

Binary	Dec	Hex	ASCII char	Interpretation	What to type	Pri	Alt
1000000	64	\$40	@			Ø	ć
1000001	65	\$41	Ă			Ā	Ć
1000010	66	\$42	B			B	
1000011	67	\$43	č			С	X
1000100	68	\$44	D			D	$\overline{\checkmark}$
1000101	69	\$45	Ē			E	$\checkmark$
1000110	70	\$46	F			F	
1000111	71	\$47	G			G	≣
1001000	72	\$48	Н			H	∎
1001001	73	\$49	Ι			Ι	
1001010	74	\$4A	J			J	$\downarrow$
1001011	75	\$4B	ĸ			K	$\underline{\uparrow}$
1001100	76	\$4C	L			L	
1001101	77	\$4D	М			M	لھ
1001110	78	\$4E	Ν			Ν	
1001111	79	\$4F	0			0	<b>•</b>
1010000	80	\$50	Р			Р	<b>+ +</b> +
1010001	81	\$51	Q			Q R	+
1010010	82	\$52	R				_ <b>+</b> ¦
1010011	83	\$53	S			S	
1010100	84	\$54	Т			T	Ļ
1010101	85	\$55	U			U	$\rightarrow$
1010110	86	\$56	v			V	*
1010111	87	\$57	W			W	** **
1011000	88	\$58	Х			X	
1011001	89	\$59	Y			Y	
1011010	90	\$5A	Z			Z	
1011011	91	\$5B	[		Opening bracket	[	<u>•</u>
1011100	92	\$5C	١		Reverse slant	١	
1011101	93	\$5D	]		Closing bracket	]	л Т
1011110	94	\$5E	^		Caret	^	Ŀ
1011111	95	\$5F			Underline	_	

• If the high bit is set, the MouseText characters are replaced with their equivalent in the primary character set with that value.

### Table H-9 Lowercase characters, high bit off

1100000       96       \$60       Grave accent       '' a         1100001       97       \$61       a       '' b         1100010       98       \$62       b       '' b         1100010       98       \$63       c       '' b         1100010       100       \$64       d       \$ d         1100100       100       \$64       d       \$ d         1100101       101       \$65       e       % e         1100101       102       \$66       f       Grave accent       ' g         1100101       102       \$66       f       Grave accent       ' g         1100101       102       \$66       f       Grave accent       ' g         1100101       105       \$69       i       j       i         1101001       106       \$6A       j       i       j         1101101       107       \$6B       k       -       m       m         1101101       108       \$6C       1       -       m       m         1101010       112       \$70       p       0       p       j         1100101       113       \$71								
1100000       90       \$60       Grave accent         1100001       97       \$61       a       //       a         1100010       98       \$62       b       "       b         110010       100       \$64       d       \$       d         110010       100       \$64       d       \$       d         110010       101       \$65       e       %       e         110010       102       \$66       f        \$       fd         110010       102       \$66       f        \$       fd         110010       104       \$68       h        (       h         1101001       105       \$69       i       )       i       i         1101001       106       \$6A       j       '       j       i         1101010       108       \$6C       1       ,       i       n         1101101       109       \$6D       m       -       m       n         1101101       110       \$6F       o       /       o       p         1100101       112       \$70       p <t< th=""><th>Binary</th><th>Dec</th><th>Hex</th><th></th><th>Interpretation</th><th>What to type</th><th>Pri</th><th>Alt</th></t<>	Binary	Dec	Hex		Interpretation	What to type	Pri	Alt
1100001       97       \$61       a       //       a         1100001       98       \$62       b       "       b         1100010       98       \$62       b       "       b         110010       100       \$63       c       #       c         110010       100       \$64       d       \$       \$       d         110010       101       \$65       e       %       \$       f         110010       102       \$66       f       \$       \$       f         110010       104       \$68       h       (       h         110100       105       \$69       i       )       i         1101010       105       \$69       i       ,       I         1101010       108       \$6C       1       ,       I         110110       108       \$6D       m       ,       n         110110       108       \$6C       1       ,       n         110110       108       \$6C       n       ,       n         110111       113       \$71       q       1       q         1110001 <td>1100000</td> <td>96</td> <td>\$60</td> <td></td> <td>Grave accent</td> <td></td> <td></td> <td>•</td>	1100000	96	\$60		Grave accent			•
1100010       98       \$62       b       "       b         1100011       99       \$63       c       #       c         110010       100       \$64       d       \$       d         110010       101       \$65       e       %       e         110010       102       \$66       f       %       e         110010       102       \$66       f       %       e         110010       104       \$68       h       /       g         1101001       105       \$69       i       )       i         1101010       106       \$6A       j       *       j         1101010       106       \$6A       j       *       j         1101010       106       \$6A       j       *       j         1101101       107       \$6B       k       +       k         1101101       108       \$6C       1       .       n         1101101       110       \$6E       n       .       n         1100101       113       \$71       q       .       q       r         1100001       114 <t< td=""><td></td><td></td><td></td><td>a</td><td></td><td></td><td>1</td><td>a</td></t<>				a			1	a
1100011       99       \$63       c       #       c         1100100       100       \$64       d       \$       d         1100101       101       \$65       e       %       e         1100110       102       \$66       f       %       e         1100111       103       \$67       g       '       g         1100101       104       \$68       h       (       h         1101001       105       \$69       i       )       i         1101010       106       \$6A       j       *       j         1101011       107       \$6B       k       .       .       n         1101010       106       \$6C       1       .       .       n         110110       108       \$6C       1       .       .       n         110110       110       \$6E       n       .       n       n         1100101       112       \$70       p       0       0       p         1110001       113       \$71       q       1       q       r         1100101       116       \$74       t       4 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
1100100       100 $\$64$ d $\$$ d         1100101       101 $\$65$ e $\%$ e         1100101       102 $\$66$ f $\pounds$ $\%$ e         1100101       102 $\$66$ f $\pounds$ $\%$ e         1100101       102 $\$67$ g       '       g         1101001       104 $\$68$ h       (       h         1101001       105 $\$69$ i       )       i         1101010       106 $\$6A$ j       *       j         1101011       107 $\$6B$ k       +       k         1101010       108 $\$6C$ 1       ,       1         1101101       109 $\$6D$ m       -       m         1101010       114 $\$71$ q       /       o         1110001       114 $\$72$ r       2       r         1110010       116 $\$74$ t       4       t         1110101       117 $\$75$ u       5       u							#	
1100101       101 $\$65$ e       %       e         1100110       102 $\$66$ f       %       f         1100111       103 $\$67$ g       '       g         110100       104 $\$68$ h       (       h         110100       105 $\$69$ i       )       i         1101010       106 $\$64$ j       '       j         1101011       107 $\$68$ k       +       k         1101010       108 $\$6C$ l       ,       l         1101101       109 $\$6D$ m       -       m         1101101       109 $\$6D$ m       -       m         1101101       109 $\$6D$ m       -       m         1101001       114 $\$71$ q       1       q         1110001       113 $\$71$ q       1       q         1110010       116 $\$74$ t       4       t         1110101       117 $\$75$ w       6       w         1110101 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>\$</td><td></td></t<>							\$	
1100110102\$66f&f1100111103\$67g'g1101000104\$68h(h1101001105\$69i)i1101001106\$6Aj'j1101011107\$6Bk+k1101101107\$6Bk-m1101101109\$6Dm-m1101101109\$6En.n1101101110\$6En.n1101101110\$6Fo/o110000112\$70p0p1110001113\$71q1q1110001114\$72r2r1110001115\$73s3s1110101116\$74t4t1110101118\$76v6v1110101118\$76v6v1110101121\$79y9y1111001122\$7Az:z1111011123\$7B{Opening brace:y1111101125\$7D}Closing brace=}1111101126\$7E~Overline (tilde)>~								e
1100111       103       \$67       g       '       g         1101000       104       \$68       h       (       h         1101001       105       \$69       i       )       i         1101001       106       \$6A       j       '       j         1101011       107       \$6B       k       '       j         1101101       107       \$6B       k       '       j         1101101       108       \$6C       1       ,       i         1101101       109       \$6D       m       -       m         1101101       109       \$6D       m       -       m         1101101       109       \$6D       m       -       m         1101101       110       \$6E       n       .       n         1101001       113       \$71       q       //       o         1110001       114       \$72       r       2       r         1110001       114       \$72       r       //       o         1110001       117       \$75       u       //       o       u         1110101       120 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>E</td> <td>f</td>							E	f
1101000104\$68h(h1101001105\$69i)i110101106\$6Aj'j110101107\$6Bk+k110101107\$6Bk+k110101109\$6Dm-m1101101109\$6Dm-m1101111111\$6En.n1101111111\$6En.n110000112\$70p0p1110000113\$71q1q1110010114\$72r2r1110011115\$73s3s1110010116\$74t4t1110101117\$75u5u1110101118\$76v6v1110101120\$78x8x1111001121\$79y9y111001122\$7Az:z1111010124\$7CIVertical line<				g			,	g
1101001105\$69i)i1101010106\$6Aj'j1101011107\$6Bk+k1101010108\$6C1,i1101101109\$6Dm-m1101110110\$6En.n1101111111\$6Fo/o110000112\$70p0p1110001113\$71q1q1110010114\$72r2r1110011115\$73s3s1110101116\$74t4t1110101117\$75u5u1110101118\$76v6v1110101121\$79y9y1111001122\$7Az2z1111011123\$7B{Opening brace;{1111011124\$7CIVertical line<	1101000		\$68	ĥ			(	ĥ
1101011107\$6Bk+k1101100108\$6Cl,l1101101109\$6Dm-m1101101109\$6En.n1101110110\$6En.n1101111111\$6Fo./110000112\$70p.01110001113\$71q.11110010114\$72r.21110010116\$74t.4t1110101117\$75u5u1110110118\$76v6v1110101120\$78x8x1111001121\$79y21111010122\$7Azzz1111011123\$7B{Opening brace1111011125\$7D}Closing brace1111101126\$7E~Overline (tilde)	1101001			i				i
1101011107\$6Bk+k1101100108\$6Cl,l1101101109\$6Dm-m1101101109\$6En.n1101110110\$6En.n1101111111\$6Fo./110000112\$70p.01110001113\$71q.11110010114\$72r.21110010116\$74t.4t1110101117\$75u5u1110110118\$76v6v1110101120\$78x8x1111001121\$79y21111010122\$7Azzz1111011123\$7B{Opening brace1111011125\$7D}Closing brace1111101126\$7E~Overline (tilde)	1101010	106	\$6A	i			*	j
1101101109\$6Dm-m110110110\$6En.n110111111\$6Fo/o110000112\$70p0p1110001113\$71q1q1110010114\$72r2r1110010114\$72r2r1110010116\$74t4t1110101117\$75u5u1110101118\$76v5u1110101118\$76v6v1110101120\$78x8x1111001121\$79y9y1111011123\$7B{Opening brace;1111101124\$7CIVertical line<	1101011	107	\$6B				+	
1101101109\$6Dm-m1101110110\$6En.n1101111111\$6Fo//o110000112\$70p0p1110011113\$71q1q1110010114\$72r2r1110011115\$73s3s1110101116\$74t4t1110101117\$75u5u1110111119\$77w7w1110011120\$78x8x1111001121\$79y9y1111011123\$7B{Opening brace;{1111011123\$7B{Opening brace;{1111101125\$7D}Closing brace=}1111101126\$7E~Overline (tilde)>~	1101100	108	\$6C	1			,	1
1101111111\$6Fo//o1110000112\$70p0p1110001113\$71q1q1110010114\$72r2r1110011115\$73s3s1110011115\$74t4t1110101117\$75u5u1110101117\$75u5u1110101118\$76v6v1110101119\$77w7w1110001120\$78x8x1111001121\$79y9y1111001122\$7Az:z1111001124\$7CIVertical line<	1101101	109	\$6D	m				m
1110000112\$70p0p1110011113\$71q1q1110010114\$72r2r1110011115\$73s3s1110100116\$74t4t1110101117\$75u5u1110101117\$75u5u1110101118\$76v6v1110101119\$77w7w111000120\$78x8x1111001121\$79y9y1111011123\$7B{Opening brace;{1111001124\$7CIVertical line<	1101110	110	\$6E	n				n
1110001113 $\$71$ q1q1110010114 $\$72$ r2r1110011115 $\$73$ s3s1110011115 $\$73$ s3s1110100116 $\$74$ t4t1110101117 $\$75$ u5u1110110118 $\$76$ v6v1110111119 $\$77$ w7w111000120 $\$78$ x8x1111001121 $\$79$ y9y1111011123 $\$7B$ {Opening brace;{1111101123 $\$7B$ {Opening brace;{1111101124 $\$7C$ IVertical line<	1101111	111	\$6F	0			1	0
1110001113 $\$71$ q1q1110010114 $\$72$ r2r1110011115 $\$73$ s3s1110100116 $\$74$ t4t1110101117 $\$75$ u5u1110101117 $\$75$ u5u1110110118 $\$76$ v6v1110111119 $\$77$ w7w111000120 $\$78$ x8x1111001121 $\$79$ y9y1111011123 $\$7B$ {Opening brace;{1111011123 $\$7B$ {Opening brace;{111101124 $\$7C$ IVertical line<	1110000	112	\$70	р			0	р
1110010114 $\$72$ r2r1110011115 $\$73$ s3s1110100116 $\$74$ t4t1110101117 $\$75$ u5u1110101117 $\$76$ v6v1110110118 $\$76$ v6v1110111119 $\$77$ w7w111000120 $\$78$ x8x1111001121 $\$79$ y9y1111010122 $\$7A$ z:z1111011123 $\$7B$ {Opening brace;{1111101124 $\$7C$ IVertical line<	1110001	113	\$71				1	
1110100116 $\$74$ t4t1110101117 $\$75$ u5u1110110118 $\$76$ v6v1110111119 $\$77$ w7w111000120 $\$78$ x8x1111001121 $\$79$ y9y1111011122 $\$7A$ z:z1111010122 $\$7A$ z:z1111011123 $\$7B$ {Opening brace;{111100124 $\$7C$ IVertical line<	1110010	114	\$72					
1110101117 $\$75$ u5u1110110118 $\$76$ v6v1110111119 $\$77$ w7w111000120 $\$78$ x8x1111001121 $\$79$ y9y1111011122 $\$7A$ z:z1111011123 $\$7B$ {Opening brace;{111100124 $\$7C$ IVertical line<	1110011	115	\$73	S			3	S
1110110118 $\$76$ v6v1110111119 $\$77$ w7w111000120 $\$78$ x8x1111001121 $\$79$ y9y1111010122 $\$7A$ z:z1111011123 $\$7B$ {Opening brace;{111100124 $\$7C$ IVertical line<	1110100	116	\$74	t			4	t
1110111       119       \$77       w       7       w         1111000       120       \$78       x       8       x         1111001       121       \$79       y       9       y         1111001       122       \$7A       z       :       z         1111010       122       \$7A       z       :       z         1111011       123       \$7B       {       Opening brace       ;       {         111100       124       \$7C       I       Vertical line       <	1110101	117	\$75	u			5	u
1111000       120       \$78       x       8       x         1111001       121       \$79       y       9       y         1111001       122       \$7A       z       :       z         1111010       122       \$7A       z       :       z         1111011       123       \$7B       {       Opening brace       ;       {         1111100       124       \$7C       I       Vertical line       <	1110110	118	\$76	v			6	v
1111001       121       \$79       y       9       y         1111001       122       \$7A       z       ;       z         1111011       123       \$7B       {       Opening brace       ;       {         111100       124       \$7C       I       Vertical line       <	1110111	119	\$77	$\mathbf{w}$			7	$\mathbf{w}$
1111010       122       \$7A       z       :       z         1111011       123       \$7B       {       Opening brace       ;       {         111100       124       \$7C       I       Vertical line       <	1111000	120	\$78	х			8	х
1111011       123       \$7B       {       Opening brace       ;       {         1111100       124       \$7C       I       Vertical line       <	1111001		\$79	у			9	У
1111100       124       \$7C               Vertical line       <	1111010			Z			:	Z
1111101       125       \$7D       }       Closing brace       =       }         1111110       126       \$7E       ~       Overline (tilde)       >       ~	1111011			{			;	{
1111110 126 \$7E ~ Overline (tilde) > ~	1111100						<	1
	1111101			}	Ū.		=	}
1111111 127 \$7F DEL Delete/rubout ? D	1111110							~
	1111111	127	\$7F	DEL	Delete/rubout		?	DE



# **Firmware Listings**

Appendix I is a listing of the source code for the Monitor firmware (including the Smartport) contained in the memory expansion version of the Apple IIc.

If you are developing products for an earlier version of the IIc, you can obtain a complete set of firmware listings from the Apple Programmer's and Developer's Association (APDA). You can also order additional technical information on other Apple products from the APDA. To obtain the listing set or other technical information, write to

Apple Programmer's and Developer's Association 290 SW 43d Street Renton, WA 98055 206-251-6548

### Table I-1 Main side ROM map

C100	serial port
C200	communications port
C300	80-column routines
C400	memory expansion card: boot code/entry point for ProDOS/entry point for DOS
C500–C58D	UniDisk 3.5 routines
C58E	miscellaneous
C600	Disk II routines
C700–C77F	Mouse entry points
C780	ROM switch routines
C7FC	last screen hole
C800	Interrupt routines
C900	Paddle patch; Mini-Assembler
CA00	Mini-Assembler; step and trace
CB00	scroll routines
CC00	pasinvert; picky; showcur; update; escape
CD00	video routines
CE00	video routines
CF00	video routines; miscellaneous
D000-F7FF	Applesoft BASIC
F800-FFFF	RESET vectors

Table I-2	
Auxiliary side	ROM map

•	-
C100	Mouse interrupt handler; ACIA interrupt handler
C200	continue; ACIA routines
C300	ACIA routines; moveaux; xfer; memory test
C400	continue; switch test
C500–C57F	diagnostics
C780	ROM switch routines
C800–C87F	miscellaneous
C880-CFFF	UniDisk 3.5 routines
D000	command processor for serial and communications ports
D100	continue
D200-D249	Mouse BASIC routines
D24A-D3FF	empty
D400	basilin; hex-to-dec
D4A9-D52B	zero page test
D500-D52B	miscellaneous
D52C-D5FF	empty
D600-D700	Mouse routines
D800	execute; xdiag; xstatus; pstat0; pcn41; pstatus; xread; xwrite; prdblk; pwrblk; pread
D900	pread continue; pwrite
DA00	dospatch; dosconv; stattbl; parmtbl; undtbl; testsize; format
DB00	fmpas; fmdos; makecat; cattbl; procut
DC00	doscut; pascut
DCF0-DCFF	diagnostics (orged at \$DD00)
DD00	stattest; addresstest; rollovertest; addbustest; cleartest; fulltest
DE00	continue; computed; pass; fail; miscellaneous
DF00	print; messages
E000-FFF9	empty
L tables are	

INCLUDE FILE #02 =>NAMES INCLUDE FILE #03 =>EQUATES INCLUDE FILE #04 =>SERIAL INCLUDE FILE #05 =>SER INCLUDE FILE #06 =>COMM INCLUDE FILE #07 =>C3SPACE INCLUDE FILE #08 =>EQUATES2 INCLUDE FILE #09 =>SLINKY INCLUDE FILE #10 =>MISC INCLUDE FILE #11 =>BOOT INCLUDE FILE #12 =>MOUSE INCLUDE FILE #13 =>MCODE.X INCLUDE FILE #14 =>SWITCHER INCLUDE FILE #15 => IRQBUF INCLUDE FILE #16 =>MINI INCLUDE FILE #17 =>SCROLLING INCLUDE FILE #18 =>ESCAPE INCLUDE FILE #19 =>PASCAL INCLUDE FILE #20 =>MOREMISC INCLUDE FILE #21 =>AUTOST1 INCLUDE FILE #22 =>AUTOST2 INCLUDE FILE #23 => BANK2 INCLUDE FILE #24 =>MINT INCLUDE FILE #25 =>AUXSTUFF INCLUDE FILE #26 => BANGER2 INCLUDE FILE #27 =>RW.SLINKY INCLUDE FILE #28 =>MCODE.X.AUX INCLUDE FILE #29 =>SWITCHER2 INCLUDE FILE #30 =>COMMAND INCLUDE FILE #31 =>MBASIC INCLUDE FILE #32 => BANGER INCLUDE FILE #33 =>MOUSEIN7.X INCLUDE FILE #34 =>S.EXECUTE INCLUDE FILE #35 =>S.MAKECAT INCLUDE FILE #36 =>S.DIAGO.SRC INCLUDE FILE #37 =>VECTORS2

01 FIRM			20-OCT-86 06:41 PAGE	2
0000:	0000	2	x6502	
0000:		3	lst on, vsym, asym	
0000:		4 ******	***********	
0000:		5 *		
0000:		6 * Firm	ware for the Apple //c	
0000:			right Apple Computer Inc., 1983,1985,1986	
0000:		8 * All	Rights Reserved	
0000:		9 *		
0000:		10 * Init	ial release December 1983	
0000:		11 * Writ	ten by Rich Williams, Ernie Beernink and James 1	R Huston
0000:		12 *	nere pa	
0000:		13 ******	***************	
0000:		14 *		
0000:		15 * Revi	sion 2 May 1985, Richard Williams	
0000:			expanded to 32K in 2 16K banks	
0000:			features added:	
0000:		18 * Pr	otocol converter slot 5	
0000:		19 * Ap	pleTalk slot 7	
0000:		20 * //	e diagnostics	
0000:		21 * En	hanced serial port commands	
0000:		22 * Mi	ni assembler	
0000:		23 * St	ep and trace.	
0000:		24 * most	\$F8 rom changes marked with a +	
0000:		25 *	<ul> <li>Construction in the second seco</li></ul>	
0000:		26 ******	*********	
0000:		27 *		
0000:		28 * Revi	sion 3 April 1986, Raymond Chiang	
0000:			e moved from slot 4 to slot 7	
0000:		30 * appl	etalk removed from slot 7	
0000:		31 * memo	ry card (slinky) added to slot 4	
0000:		32 * boot	sequence is now slot 4, then slot 6 and then si	lot 5
0000:			f the rev byte will be 3. 1 and 2 will not be a	
0000:		34 *		
0000:		35 ******	*******	
0000:	F800	36 F8ORG	EQU \$F800	
INCLUDE FI	LE #02 -	=>NAMES		

C100;	39	lst on, vsym, asym			
C100:	40	include equates	;Equates f	for Video	& Monitor ROM

03 EQUATES		Apple //c Vi	deo Fi	rmware	20-OCT-86 06:41 PAGE 3	03 EQUATES		Apple //c Vi	ldeo Fin	rmware	20-OCT-86 06:41 PAGE 4
C100:		2 *******	*****	* * * * * * * * * * * * * *	****	C100:	003D	60 A1H	EQU	\$3D	;Monitor temp
C100:		3 *				C100:	003E	61 A2L	EQU	\$3E	;Monitor temp
C100:		4 * Apple	//c			C100:	003F	62 A2H	EQU	\$3F	;Monitor temp
C100:		5 * Video	Firmwa	re and		C100:	0040	63 A3L	EQU	\$40	;Monitor temp
C100:		6 * Monito	r ROM	Source		C100:	0041	64 A3H	EQU	\$41	;Monitor temp
C100:		7 *				C100:	0042	65 A4L	EQU	\$42	;Monitor temp
C100:		8 * COPYRI	GHT 19	77-1 <b>983 BY</b>		C100:	0043	66 A4H	EQU	\$43	;Monitor temp
C100:		9 * APPLE				C100:	0044	67 A5L	EQU	\$44	;Monitor temp
C100:		10 *				C100:	0045	68 A5H	EOU	\$45	;Monitor temp
C100:		11 * ALL RI	GHTS RI	ESERVED		C100:		69 *	-		•
C100:		12 *				C100:		70 * Note:	In App.	le II, //e, bo	th interrupts and BRK destroyed
C100:		13 * S. WOZ	NTAK	1977		C100:					K destroys \$45 (ACC) and it
C100:		14 * A. BAU		1977		C100:				s \$44 (MACSTAT	
C100;		15 * JOHN A		NOV 1978		C100:		73 *		•	
C100:		16 * R. AUR				C100:	0044	74 MACSTAT	EQU	\$44	:Machine state after BRK
C100:		17 * E. BEE		1983		C100:	0045	75 ACC	EQU	\$45	Acc after BRK
C100:		18 *				C100:		76 *	-		
C100:			*****	*******	****	C100:	0046	77 XREG	EQU	\$46	;X reg after break
C100:		20 *				C100:	0047	78 YREG	EQU	\$47	Y reg after break
C100:		21 * ZERO P	AGE EO	UATES		C100:	0048	79 STATUS	EQU	\$48	;P reg after break
C100:		22 *	HOL LQ	UNILJ		C100:	0049	80 SPNT	EQU	\$49	;SP after break
C100:	0000	23 LOC0	EQU	\$00	;vector for autostart from disk	C100:	004E	81 RNDL	EQU	\$4E	; random counter low
C100:	0001	24 LOC1	EQU	\$01	, vector for autostart from disk	C100:	004F	82 RNDH	EQU	\$4F	;random counter high
C100:	0020	25 WNDLFT	EQU	\$20	;left edge of text window	C100:	0011	83 *	280	4	/ Landom Oblinool nigh
C100:	0021	26 WNDWDTH	EQU	\$21	; width of text window	C100:		84 * Value	emate		
C100:	0022	27 WNDTOP	EQU	\$22	; top of text window	C100:		85 *	oquatos		
C100:	0023	28 WNDBTM	EQU	\$23	;bottom+1 of text window	C100:	0006	86 GOODF8	EQU	\$06	;value of //e, lolly ID byte
C100:	0024	29 CH	EQU	\$24	cursor horizontal position	C100:	0095	87 PICK	EQU	\$95	;CONTROL-U character
C100:	0025	30 CV	EQU	\$25	; cursor vertical position	C100:	009B	88 ESC	EQU	\$9B	; what ESC generates
C100:	0026	31 GBASL	EQU	\$26	; lo-res graphics base addr.	C100:		89 *	-		,
C100:	0027	32 GBASH	EQU	\$27	, to tes graphies base date	C100:			ters r	ead by GETLN a	re placed in
C100:	0028	33 BASL	EQU	\$28	text base address:	C100:				ed by a carria	
C100:	0029	34 BASH	EQU	\$29	, text base address	C100:		92 *		<i>a by a carrie</i>	
C100:	002A	35 BAS2L	EQU	\$2A	temp base for scrolling	C100:	0200	93 IN	EQU	\$0200	; input buffer for GETLN
C100:	002B	36 BAS2H	EQU	\$2B	/ comp babe for berolling	C100:		94 *			,
C100:	002C	37 H2	EQU	\$2C	;temp for lo-res graphics	C100:		95 * Page 3	vector	rs (	
C100:	002C	38 LMNEM	EQU	\$2C	;temp for mnemonic decoding	C100:		96 *			
C100:	002C	39 RTNL	equ	\$2C	Step return address	C100:	03F0	97 BRKV	EQU	\$03F0	;vectors here after break
C100:	002D	40 V2	EQU	\$2D	;temp for lo-res graphics	C100:	03F2	98 SOFTEV	EQU	\$03F2	vector for warm start
C100:	002D	41 RMNEM	EQU	\$2D	;temp for mnemonic decoding	C100:	03F4	99 PWREDUP	EQU	\$03F4	THIS MUST = EOR #\$A5 OF SOFTEV+1
C100:	002D	42 rtnh	equ	\$2D	Step return address	C100:	03F5	100 AMPERV	EQU	\$03F5	APPLESOFT & EXIT VECTOR
C100:	002E	43 MASK	EQU	\$2E	; color mask for lo-res gr.	C100:	03F8	101 USRADR	EQU	\$03F8	APPLESOFT USR function vector
C100:	002E	44 FORMAT	EQU	\$2E	;temp for opcode decode	C100:	03FB		EQU	\$03FB	;NMI vector
C100:	002F	45 LENGTH	EQU	\$2F	;temp for opcode decode	C100:	03FE		EQU	\$03FE	;Maskable interrupt vector
C100:	0030	46 COLOR	EQU	\$30	color for lo-res graphics	C100:	0400		EQU	\$0400	;first line of text screen
C100:	0031	47 MODE	EQU	\$31	:Monitor mode	C100:		105 MSLOT	EQU	\$07F8	;owner of \$C8 space
C100:	0032	48 INVFLG	EOU	\$32	; normal/inverse (/flash)	C100:		106 *			,
C100:	0033	49 PROMPT	EQU	\$33	;prompt character	C100:		107 * HARDWA	ARE EOU	ATES	
C100:	0034	50 YSAV	EQU	\$34	position in Monitor command	C100:		108 *			
C100:	0035	51 YSAV1	EQU	\$35	;temp for Y register	C100:	C000	109 IOADR	EQU	\$C000	; for IN#, PR# vector
C100:	0036	52 CSWL	EQU	\$36	; character output hook	C100:			EQU	\$C000	<pre>&gt;127 if keystroke</pre>
C100:	0037	53 CSWH	EQU	\$37	, onaractor output noon	C100:	C000	111 CLR80COI		\$C000	disable 80 column store
C100:	0038	54 KSWL	EQU	\$38	; character input hook	C100:	C001	112 SET80COI		\$C001	;enable 80 column store
C100:	0039	55 KSWH	EQU	\$39	, onaracter input noon	C100:	C002	113 RDMAINRA		\$C002	; read from main 48K RAM
C100:	003A	56 PCL	EQU	\$3A	;temp for program counter	C100:	C003			\$C003	; read from alt. 48K RAM
C100:	003B	57 PCH	EOU	\$3B	teemp for program councer	C100:	C004			\$C004	;write to main 48K RAM
C100:	003C	58 XQT	EQU	\$3C	Step and trace execute area	C100:	C005	116 WRCARDRA		\$C005	;write to alt. 48K RAM
C100:	003C	59 A1L	EQU	\$3C	;Monitor temp	C100:		117 SETSTDZE		\$C008	;use main zero page/stack
0100.	0000	57 mm	DAA	+30	fishiest comp		0000		~**		, <b></b> , <b></b>
					,	1					

03 EQUATES		Apple //c Video Fir	rmware	20-OCT-86 06:41 PAGE 5	03 EQUATES		Apple	e //c Vide	eo Fir	mware	20-OCT-86 0	6:41 PAGE 6
C100:	C009	118 SETALTZP EQU	\$C009	;use alt. zero page/stack	C100:		176	•1	Do	n't print ctrl	chars	
C100:	COOC	119 CLR80VID EQU	\$C00C	;disable 80 column hardware	C100:			*0		. · print titl		
C100:	COOD	120 SET80VID EQU	\$C00D	;enable 80 column hardware	C100:		178	*1	-			
C100:		121 CLRALTCHAR EQU	\$C00E	;normal LC, flashing UC	C100:		179	*0	- Pr	int control cha	aracters	
C100:		122 SETALTCHAR EQU	\$C00F	;normal inverse, LC; no flash	C100:					n't print ctrl		
C100:		123 KBDSTRB EQU	\$C010	;turn off key pressed flag	C100:			*0.				
C100:		124 RDLCBNK2 EQU	\$C011	;>127 if LC bank 2 is in	C100:		182	*1.				
C100:		125 RDLCRAM EQU	\$C012	;>127 if LC RAM read enabled	C100:		183	*0				
C100:		126 RDRAMRD EQU	\$C013	;>127 if reading main 48K	C100:			*1				
C100:		127 RDRAMWRT EQU	\$C014	;>127 if writing main 48K	C100:					int mouse char		
C100:		128 RDALTZP EQU	\$C016 \$C018	;>127 if Alt ZP and LC switched in ;>127 if 80 column store	C100:				1 - Do	on't print mous	e characters	
C100:		129 RD80COL EQU 130 RDVBLBAR EQU	\$C019	;>127 if not VBL	C100:		187					
C100: C100:		131 RDTEXT EQU	SC01A	;>127 if text (not graphics)	C100:		188 1		EQU	\$40	. Death anist a	untrol a
C100:		132 RDMIX EQU	\$C01B	;>127 if mixed mode on	C100:			M.CTL2	EQU	\$20 \$08	;Don't print c ;Don't print c	
C100:		133 RDPAGE2 EQU	\$C01C	;>127 if TXTPAGE2 switched in	C100:		190 1		EQU EQU	\$01	;Don't print m	
C100:		134 RDHIRES EQU	\$C01D	;>127 if HIRES is on	C100: C100:	0001	191		ΓŰΟ	<b>301</b>	, bon c prine m	ouse cliars
C100:		135 ALTCHARSET EOU	\$C01E	;>127 if alternate char set in use	C100:			* Pascal	Mode I	lite		
C100:		136 RD80VID EQU	\$C01F	;>127 if 80 column hardware in	C100:		194		Noue 1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
C100:	C028	137 ROMBANK EQU	\$C028	;Switches rombanks	C100:				- B/	SIC active		
C100:		138 SPKR EQU	\$C030	; clicks the speaker	C100:					ascal active		
C100:	C050	139 TXTCLR EQU	\$C050	;switch in graphics (not text)	C100:			* .0				
C100:		140 TXTSET EQU	\$C051	;switch in text (not graphics)	C100:			* .1				
C100:	C052	141 MIXCLR EQU	\$C052	;clear mixed-mode	C100:			*0				
C100:		142 MIXSET EQU	\$C053	;set mixed-mode (4 lines text)	C100:		200	*1				
C100:		143 TXTPAGE1 EQU	\$C054	;switch in text page 1	C100:					irsor always on		
C100:		144 TXTPAGE2 EQU	\$C055	;switch in text page 2	C100:		202	*1	Ci	irsor always of	f	
C100:		145 LORES EQU	\$C056	;low-resolution graphics	C100:		203	*0	G	DTOXY n/a		
C100:		146 HIRES EQU	\$C057	;high-resolution graphics	C100:					DTOXY in progre	SS	
C100:		147 CLRANO EQU	\$C058		C100:					ormal Video		
C100:		148 SETANO EQU 149 CLRAN1 EQU	\$C059 \$C05A		C100:					nverse Video		
C100:		149 CLRAN1 EQU 150 SETAN1 EQU	\$C05B		C100:			*0				
C100: C100:		151 CLRAN2 EQU	\$C05C		C100:			*1		what manage above	-	
C100:		152 SETAN2 EQU	\$C05D		C100:					rint mouse char		
C100:		153 CLRAN3 EQU	\$C05E		C100: C100:		210		1 - 0	on't print mous	e cliars	
C100:		154 SETAN3 EQU	\$C05F		C100:	0080		M.PASCAL	FOI	\$80	;Pascal active	
C100:		155 RD40SW EQU	\$C0 60	;>127 if 40/80 switch in 40 pos	C100:	0010		M.CURSOR	EQU	\$10	;Don't print o	
C100:		156 BUTNO EQU	\$C061	;open apple key	C100:			M.GOXY	EOU	\$08	GOTOXY IN PRO	
C100:	C062	157 BUTN1 EQU	\$C062	;closed apple key	C100:			M.VMODE	EOU	\$04	,	
C100:		158 PADDLO EQU	\$C064	;read paddle 0	C100:		216		-			
C100:		159 PTRIG EQU	\$C070	;trigger the paddles	C100:	0478	217	ROMSTATE	EQU	\$478	;temp store of	F ROM state
C100:		160 ROMIN EQU	\$C081	;switch in \$D000-\$FFFF ROM	C100:		218		EQU	\$4F8	; used by CTLCH	
C100:		161 LCBANK2 EQU	\$C083	; switch in LC bank 2	C100:			TEMPA	EQU	\$578	;used by scrol	
C100:		162 LCBANK1 EQU	\$C08B	; switch in LC bank 1	C100:	05F8		TEMPY	EQU	\$5F8	;used by scrol	11
C100:		163 CLRROM EQU	\$CFFF	;switch out \$C8 ROMs	C100:		221					
C100: C100:		164 BASIC EQU 165 BASIC2 EQU	\$E000 \$E003	;BASIC entry point ;BASIC warm entry point	C100:		222		EQU	\$478+3	; last value of	СН
C100:	F003	165 BASICZ EQU	2E003	BASIC waim enery poinc	C100:		223		EQU	\$578+3	;80-COL CH	
C100:	OAFP	167 VMODE EQU	\$4F8+3	; OPERATING MODE	C100:			OURCV	EQU	\$5F8+3	;CURSOR VERTIC	irmware inactive
C100:	VILD	167 VRODE EQU	¥11013	, of Brand Into Proble	C100:			VFACTV	EQU EQU	\$678+3 \$6F8+3	; X-COORD (GOT)	
C100:		169 * BASIC VMODE	BITS		C100: C100:	06FB		XCOORD NXTCUR	EQU	\$778+3	; next cursor t	
C100:		170 *			C100:			CURSOR	EQU	\$7F8+3	;the current of	
C100:		171 * 1 BA	ASIC active		C100:	VILD	229		720	411010	, the ourrent t	
C100:		172 * 0 Pa			C100:				boot	rom equates		
C100:		173 * .0			C100:		231	*		offeren		
C100:		174 * .1			C100:	0356		DNIBL	EQU	\$356		
C100:		175 *0 Pi	rint control c	haracters	C100:			NBUF1	EQU	\$300		

03 EQUATES	Apple //c Video Firmware	20-OCT-86	06:41 PAGE 7
C100: 003C	234 SLOTZ EQU \$2B 235 BOOTTMP EQU \$3C 236 BOOTDEV EQU \$4F		

C100:		238 ********	*****	**********	********
C100:		239 * Entry p	oints	for other mo	odules
C100:		240 ********	*****	**********	*****
C100:	C880	241 pcnv	equ	\$C880	
C100:	C5F5	242 bootfail	equ	\$C5F5	;Boot fails message
C100:	C5F8	243 pcnvrst	equ	\$C5F8	;Protocol converter reset
C100:	C580	244 atalk	equ	\$C580	;Apple talk
C100:		41	incl	ude serial	;Equates for serial code

04 SERIAL		Serial & Communications equates 20-OCT-86 06:41 PAGE 8
C100:		3 *****
C100:		4 *
C100:		5 * Apple Lolly communications driver
C100:		6 *
C100:		7 * By
C100:		8 * Rich Williams
C100:		9 * August 1983
C100:		10 * November 5 - j.r.huston
C100:		11 *
C100:		12 ********
C100:		13 *
C100:		14 * Command codes
C100:		15 *
C100:		16 * Default command char is ctrl-A (^A)
C100:		17 *
C100:		18 * ^AnnB: Set baud rate to nn
C100:		19 * AnnD: Set data format bits to nn
C100:		20 * AI: Enable video echo
		21 * ^AK: Disable CRLF
C100:		22 * ^AL: Enable CRLF
C100:		
C100:		
C100:		24 * ^AnnP: Set parity bits to nn
C100:		25 * ^AQ Quit terminal mode
C100:		26 * ^AR Reset the ACIA, IN#0 PR#0 27 * ^AS Send a 233 ms break character
C100:		
C100:		28 * ^AT Enter terminal mode
C100:		29 * ^AZ: Zap control commands
C100:		30 * ^Ax: Set command char to ^x
C100:		31 * ^AnnCR:Set printer width (CR = carriage return)
C100:		32 *
C100:		33 * New commands added in rev 1 E = enable D = Disable
C100:		34 *
C100:		35 * ^AC E/D Column overflow
C100:		36 * ^AL E/D Linefeed same as L & K
C100:		37 * ^AM E/D Mask incoming linefeeds
C100:		38 * ^AX E/D Xon Xoff handshaking
C100:		39 * ^AF E/D Find keyboard
C100:		40 *
C100:		41 ************************************
C100:	C100	42 serslot equ \$C100
C100:	C200	43 comslot equ \$C200
C100:		44 msb ON
C100:	OOBF	45 cmdcur equ '?' ;Cursor while in command mode
C100:	OODF	46 termcur equ ', ;Cursor while in terminal mode
C100:		47 msb OFF
C100:	008A	48 lfeed equ \$8A ;Linefeed
C100:	0091	49 xon equ \$91 ;XON character
C100:	0093	50 xoff equ \$93 ;XOFF character
C100:	03B8	51 sermode equ \$3B8 ;D7=1 if in command D6=1 if terminal
C100:	0438	52 astat equ \$438 ;Acia status from int 4F9 & 4FA
C100:	04B8	53 pwdth equ \$4B8 ;Printer width 579 & 57A
C100:	0538	54 extint equ \$538 ;extint & typhed enable 5F9 & 5FA
C100:	05F9	55 extint2 equ \$5F9
C100:	05FA	56 typhed equ \$5FA
C100:	0679	57 oldcur equ \$679 ;Saves cursor while in command
C100:	067A	58 oldcur2 equ \$67A ;Saves cursor while in terminal mode
C100:	0638	59 eschar equ \$638 ;Current escape character 6F9 & 6FA
C100:	06B8	60 flags equ \$6B8 ;D7 = Video echo D6 = CRLF 779 & 77A
		AND

	04 SERIAL		Serial & Com	municat	ions equates	20-OCT-86 06:41 PAGE 9	05 SER	Serial output	: port	routine	20-OCT-86 06:41 PAGE 10
	C100: C100: C100: C100: C100: C100: C100: C100: C100: C100: C100:	0738 077E 04FC 057C 05FC 067C 06FF 0800 06F8	66 trser 67 trkey 68 thbuf 69 temp	edn edn edn edn edn edn edn edn	\$738 \$77E \$4FC \$57C \$5FC \$67C \$6FF \$800 \$6F8	;Current printer column 7F9 & 7FA ;Number accumulated in command ;Owner of serial buffer ;Storage pointer for serial buffer ;Storage pointer for type ahead buffer ;Retrieve pointer for serial buffer ;Retrieve buffer for type ahead buffer ;Buffer in alt ram space ;Temp storage	C100: C100:2C 89 C1 C103:70 0C C111 C105:38 C106:90 C107:18 C108:B8 C109:50 06 C111 C109:51	6 7 8 9 10	slot bit bvs sec dfb clc clv bvc dfb	serrts entr1 \$90 entr1 \$01	;Set V to indicate initial entry ;Always taken ;Input entry point ;BCC opcode ;V = 0 since not initial entry ;Always taken ;pascal signiture byte
	C100: C100: C100: C100: C100: C100:	05FE BFF8 BFF9 BFFA BFFB	70 charbuf 71 sdata 72 sstat 73 scomd 74 scntl 42	equ equ equ equ equ inclu	\$5FE \$BFF8 \$BFF9 \$BFFA \$BFFB de ser	;5FE, 67E are one byte character buffers ;+\$NO+590 is output port ;ACIA status register ;ACIA command register ;ACIA control register ;Printer port @ \$C100	C10B:01 C10C:31 C10D:9E C10E:A8 C10F:B4 C110:BB	12 13 14 15 16 17	dfb dfb dfb dfb dfb dfb	\$01 \$31 >plinit >plread >plwrite >plstatus	;device signiture
		r					C111:DA C112:A2 C1 C114:4C 1C C2 C117:90 03 C11C C119:4C E5 C7 C11C:0A C11D:7A	23 24 serisout 25	phx ldx jmp bcc jmp asl ply	# <serslot setup serisout swzznm A</serslot 	;Save the reg ;X = Cn ;Set mslot, etc ;Only output allowed ;Reset the hooks ;A = flags ;Get char
							C11E:5A C11F:BD B8 04 C122:F0 42 C166 C124:A5 24 C126:B0 1C C144 C128:DD B8 04 C12B:90 03 C130	26 27 28 29 30 31 32 33	phy lda beq lda bcs cmp bcc lda	pwdth,x prnow ch servid pwdth,x chok col,x	;Formatting enabled? ;Get current horiz position ;Branch if video echo ;If CH >= PWIDTH, then CH = COL
							C12D:BD 38 07 C130:DD 38 07 C133:B0 0B C140 C135:C9 11 C137:B0 11 C14A C139:09 F0 C13B:3D 38 07 C13E:65 24	33 chok 35 36 37 38 39 40	cmp bcs cmp bcs ora and adc	col,x fixch #\$11 prnt #\$F0 col,x ch	;Must be > col for valid tab ;Branch if ok ;8 or 16? ;If > forget it ;Find next comma cheaply ;Don't blame me it's Dick's trick
							C140:85 24 C142:80 06 C14A C144:C5 21 C146:90 02 C14A C148:64 24	41 fixch	sta bra cmp blt stz	ch prnt wndwdth prnt ch	;Save the new position ;If ch>= wndwdth go back to start of line ;Go back to left edge
							C14A: C14A:7A C14B:5A C14C:BD 38 07 C14F:DD B8 04	47 * We have 48 prnt 49 50 51	ply phy lda cmp	col,x pwdth,x	;Have we exceeded width?
							C152:B0 08 C15C C154:C5 24 C156:B0 0E C166 C158:A9 40 C15A:80 02 C15E C15C:A9 1A C15E:C0 80	52 53 54 55 56 57 toofar 58 tab	bge cmp bge lda bra lda cpy	toofar ch prnow #\$40 tab #\$1A #\$80	;Are we tabbing? ;Space * 2 ;CR * 2 ;C = High bit
200									-		

05 SER	Serial output	: port	routine	20-OCT-86 06:41 PAGE 11	05 SER	Serial output	port	routine	20-OCT-86 06:41 PAGE 12
C160:6A C161:20 9B C1	59 60	ror jsr	A goser3	;Shift it into char ;Out it goes	C1BB:5A C1BC:48	113 plstatus 114	phy pha		
C164:80 E4 C14A C166:98	61 62 prnow	bra tya	prnt		C1BD:4A C1BE:D0 15 C1D5	115 116	lsr bne	A plerr	;C = 0 output, 1 input ;Branch if bad call
C167:20 8A C1 C16A:BD B8 04 C16D:F0 17 C186	63 64 65	jsr lda beq	serout pwdth,x done	;Print the actual char ;Formatting enabled	C1C0:08 C1C1:20 D3 C7 C1C4:28	117 118 119	php jsr plp	swgetst	;Get status in A
C16F:3C B8 06 C172:30 12 C186	66 67	bit bmi	flags,x done	;In video echo?	C1C5:90 05 C1CC C1C7:29 28	120 121	bcc and	plstwr #\$28	;Test DCD = 0 & rcvr full
C174:BD 38 07 C177:FD B8 04 C17A:C9 F8	68 69 70	lda sbc cmp	col,x pwdth,x #SF8	;Check if within 8 chars of right edge ;So BASIC can format output	C1C9:0A C1CA:80 02 C1CE C1CC:29 30	122 123 124 plstwr	asl bra and	A p1strd #\$30	;\$08 -> \$10 ;Test DCD = 0 & xmit empty
C17C:90 04 C182 C17E:18	71 72 73	bcc clc adc	setch wndwdth	;If not within 8, we're done	C1CE:C9 10 C1D0:F0 DD C1AF	125 plstrd 126	cmp beq	#\$10 plread2	;Is it what we want? ;C = 1 if equal
C17F:65 21 C181:AC C182:A9 00	73 74 75 setch	dfb lda	\$AC #0	;Dummy LDY to skip next two bytes ;Keep cursor at 0 if video off	C1D2:18 C1D3:80 DA C1AF C1D5:A2 40	127 128 129 plerr	clc bra ldx	plread2 #\$40	;Not ready ;Bad call
C184:85 24 C186:68 C187:7A	76 77 done 78	sta pla ply	ch	;Restore regs	C1D7:68 C1D8:7A C1D9:18	130 131 132	pla ply clc		
C188:FA C189:60	79 80 serrts	plx rts			C1DA:60	133	rts		
					C1DB: C1DB: C1DB C1DB:D5 CE C1 C2	135 136 utsmsg 137	MSB equ asc	ON * 'UNABLE	TO START FROM MEMORY CARD'
C18A: C18A C18A:20 A9 C7	82 serout 83	equ jsr	* swcmd	;Serial output ;Check if command	C1FB:00 C1FC:	138 139	dfb MSB	0 OFF	
C18D:90 FA C189 C18F: C18F C18F:3C B8 06	84 85 serout2 86	bcc equ bit	serrts * flags,x	;All done if it is ;N=1 iff video on	C1FC: 0004 C200:	141 43	ds incl	comslot-*,\$00 ude comm	;Communications port @ \$C200
C192:10 07 C19B C194:C9 91 C196:F0 03 C19B	87 88 89	bpl cmp beg	goser3 #xon goser3	;Don't echo ^Q					
C198:20 F0 FD C198:4C CD C7	90 91 goser3	jsr jmp	cout1 swser3	;Echo it ;Go to serout3					
C19E: C19E:5A C19F:48	93 * Pascal 94 plinit 95	suppor phy pha	rt stuff						
C1A0:20 B6 C2 C1A3:9E B8 06	96 97	jsr stz	default flags,x	;set defaults, enable acia					
C1A6:80 07 C1AF C1A8:5A	98 100 plread	bra phy	plread2	;all done					
C1A9:20 D9 C7 C1AC:90 FA C1A8 C1AE:90	101 102 103	jsr bcc dfb	swread p1read \$90	;read data from serial port (or buffer) ;Branch if data not ready ;BCC to skip pla					
C1AF:68 C1B0:7A	104 plread2 105	pla ply		,					
C1B1:A2 00 C1B3:60	106 107	ldx rts	<b>#</b> 0						
C1B4:5A									
C1B5:48 C1B5:20 8A C1	109 plwrite 110 111	phy pha jsr	serout	;Co output character					

06 COMM	Communicatio	ns por	t routine	20-OCT-86 06:41 PAGE 13	06 COMM	Communicatio	ns por	t routine	20-OCT-86 06:41 PAGE 14
C200:2C 89 C1	3	bit	serrts	;Set V to indicate initial entry	C25E: C25E	61 testkbd	equ	*	
C203:70 14 C219	4	bvs	entr	, set v to indicate initial entry	C25E:68	62	pla		;Get current char
C205:38	5 sin	sec	enci	;Input entry point	C25F:20 70 CC	63	jsr	update	;Update cursor & check keyboard
C206:90	6	dfb	\$90	;BCC opcode to skip next byte	C262:10 1B C27F	64	bpl	serin	;N=0 if no new key
C207:18	7 sout	clc	4 90	;Output entry point	C264:20 A9 C7	65	jsr	swcmd	;Test for command
C208:B8	8	clv		; Mark not initial entry	C267:B0 EB C254		bcs	noesc	Branch if not
C209:50 0E C219	9	bvc	anta		C269:29 5F	67	and	#\$5f	upshift for following tests
C209:30 0E C219	,	DVC	entr	;Branch around pascal entry stuff	C26B:C9 51	68	cmp	ŧ'Q'	;Quit?
C20B:01	11	dfb	\$01	;pascal signiture byte	C26D:F0 04 C273		bea	exitX	, <b>1</b>
C20C:31	12	dfb	\$31	;device signiture	C26F:C9 52	70	Cmp	#'R'	:Reset?
C20D:11	13	dfb	>p2init	device signiture	C271:D0 09 C27C		bne	term1	Go check serial
C20E:13	14	dfb	>p2read		C273:A9 98	72 exitX	lda	#\$98	return a CTRL-X
C20F:15	15	dfb	>p2reau >p2write		C275:7A	73 exit1	ply		
C210:17	16	dfb	>p2status		C276:FA	74	plx		
0210.17	10	and	~pzscacus		C277:60	75	rts		
C211:	18 * Pascal	sunno	rt stuff		C278:18	76 goremote	clc		;Into remote mode
0211.	10 143041	Suppo	it stull		C279:20 A3 C7	77 goterm	jsr	swsttm	;Into terminal mode
C211:80 8B C19E	20 p2init	bra	plinit		C27C: C27C		equ	*	
C213:80 93 C1A8	21 p2read	bra	plread		C27C:20 4C CC	79	jsr	showcur	;Get current char on screen
C215:80 9D C1B4	22 p2write	bra	plwrite		C27F:48	80 serin	pha		
C217:80 A2 C1BB	23 p2status		plstatus		C280:20 D9 C7	81 sinokbd	jsr	swread	;Is it ready?
			<b>p</b> == = = = = = = = = = = = = = = = = =		C283:B0 09 C28E		bcs	sidata	;Branch if we got data
C219:DA	25 entr	phx			C285:BD B8 06	83	lda	flags,x	;Is keyboard enabled?
C21A:A2 C2	26	ldx	# <comslot< td=""><td><math>X = \langle CN00 \rangle</math></td><td>C288:29 10</td><td>84</td><td>and</td><td>#\$10</td><td></td></comslot<>	$X = \langle CN00 \rangle$	C288:29 10	84	and	#\$10	
C21C: C21C	27 setup	equ	*	,	C28A:F0 D2 C25E		beq	testkbd	;Branch if enabled
C21C:5A	28	phy			C28C:80 F2 C280		bra	sinokbd	;Go test acia again
C21D:48	29	pha			C28E:A8	87 sidata	tay		;Save new input in y for now
C21E:8E F8 07	30	stx	mslot		C28F:68	88	pla		
C221:50 22 C245	31	bvc	sudone	;First call?	C290:5A	89	phy		;Save new char on stack
C223:A5 36	32	lda	cswl	; If both hooks CN00 setup defaults	C291:20 B8 C3	90	jsr	storch	;Fix the screen
C225:45 38	33	eor	kswl		C294:68	91	pla		;Get the new data
C227:F0 06 C22F	34	beq	sudodef		C295:BC 38 06	92	ldy	eschar, x	;If 0, don't modify char
C229:A5 37	35	lda	cswh	; If both hooks CN then don't do def	C298:F0 12 C2AC		beq	sinomod	Analy laws the bigh bit
C22B:C5 39	36	cmp	kswh	;since it has already been done	C29A:09 80	94	ora	#\$80	;Apple loves the high bit
C22D:F0 03 C232	37	beq	sunodef		C29C:C9 91 C29E:F0 DC C27C	95 96	cmp beg	∦xon term1	; Ignore ^Q
C22F:20 B6 C2	38 sudodef	jsr	default	;Set up defaults	C296:F0 DC C27C	90	cmp	#\$FF	; Ignore FFs
C232:8A	39 sunodef	txa			C2A0:C9 // C2A2:F0 D8 C27C		beg	terml	, ignore ris
C233:45 39	40	eor	kswh	;Input call?	C2A2:F0 D6 C27C	99	cmp	#\$92	;^R for remote?
C235:05 38	41	ora	kswl		C2A6:F0 D0 C278		beg	goremote	, K IOI TEMOLE:
C237:D0 07 C240	42	bne	suout	;Must be Cn00	C2A8:C9 94	101	Cmp	#\$94	<pre>^T for terminal mode?</pre>
C239:A9 05	43 44	lda	#>sin	;Fix the input hook	C2AA:F0 CD C279		beg	goterm	y i foi ceiminai mode.
C23B:85 38 C23D:38	44 45	sta sec	kswl	C = 1 for input call	C2AC:3C B8 03	103 sinomod	bit	sermode, x	;In terminal mode?
C23E:80 05 C245	45	bra	sudone	;C = 1 for input call	C2AF:50 C4 C275		byc	exit1	Return to user if not A = char
C240:A9 07	40 47 suout	lda	#>sout	Pin entent beak	C2B1:20 ED FD	105	jsr	cout	;Onto the screen with it
C240.R5 07	48	sta	cswl	;Fix output hook ;Note C might not be 0	C2B4:80 C6 C27C		bra	term1	,
C242:03 50	49	clc	CSWI	;C=0 for output	C2B6: C2B6		equ	*	;Set up the defaults
C245:BD B8 06	50 sudone	lda	flags, x	;Check if serial or comm port	C2B6:20 A0 CF	108	jsr	moveirg	;make sure irg vectors ok
C248:89 01	51	bit	#1	;Leave flags in a for serport	C2B9:BC 29 C2	109	ldy	defidx-\$C1, x	; Index into alt screen. Table in command
C24A:D0 03 C24F	52	bne	commport	, heave mays in a for serpore	C2BC:20 7C C3	110 defloop	jsr	getalt	;Get default from alt screen
C24C:4C 17 C1	53 comout	jmp	serport		C2BF:48	111	pha	10	
C24F:90 FB C24C	54 commport		comout	;Output?	C2C0:88	112	dey		
C251:68	55	pla		;Get the char	C2C1:30 04 C2C7	113	bmi	defff	;Done if minus
C252:80 28 C27C	56	bra	terml	; Input	C2C3:C0 03	114	сру	#3	
C254:3C B8 03	57 noesc	bit	sermode, x	;In terminal mode?	C2C5:D0 F5 C2BC		bne	defloop	;Or if 2
C257:50 1C C275	58	bvc	exit1	; If not, return key	C2C7:20 A0 CF	116 defff	jsr	moveirq	;Jam irq vector into LC
C259:20 8F C1	59	jsr	serout2	;Out it goes	C2CA:68	117	pla		;Command, control & flags on stack
C25C:80 1E C27C	60	bra	term1		C2CB:BC 2B C2	118	ldy	devno, x	

06 COMM	Communication	ns port	routine	20-OCT-86 06:41 PAGE 15	07 C3SPACE		Communi	cations	port	routine	20-OCT-86 06:41 PAGE 16
C2CE:99 FB BF C2D1:68	119 120	sta pla	scntl,y	;Set command reg	C300: C300:		3 *			C3XX ROM SPAC	
C2D2:99 FA BF	121	sta	scomd, y		C300: C300:		4 ° J 5 *	.815 15	105 4	COAR ROAD STAC	
C2D5:68 C2D6:9D B8 06	122 123	pla sta	flags,x	;And the flags	C300:		6 ***	******	*****	********	*****
C2D9:29 01	123	and	#1	$A = $01 (^{A})$ if comm mode	C300:48		7 C3E	INTRY	PHA		;save regs
C2DB:D0 02 C2DF		bne	defcom	,	C301:DA		8		PHX		
C2DD:A9 09	126	lda	#9	;^I for serial port	C302:5A		9		PHY		
C2DF:9D 38 06	127 defcom	sta	eschar, x	un un appointe managementa inclumenta.	C303:80 12	C317	10		BRA	BASICINIT	and init video firmware
C2E2:68	128	pla		;Get printer width	C305:38		11 C3H		SEC		;Pascal 1.1 ID byte
C2E3:9D B8 04	129	sta	pwdth, x		C306:90		12		DFB	\$90	;BCC OPCODE (NEVER TAKEN) ;Pascal 1.1 ID byte
C2E6:9E B8 03	130	stz	sermode, x		C307:18	a204	13 C30 14		CLC BRA	BAS ICENT	;=>qo print/read char
C2E9:60	131	rts			C308:80 1A C30A:EA	C324	14		NOP	DADICENT	,-yo princ/read char
C2EA:03 07 C2EC: 00C1	132 defidx 133 sltdmy	d fb equ	3,7 <serslot< td=""><td>Make table for hardware access</td><td>C30B:</td><td></td><td>16 *</td><td></td><td>NOI</td><td></td><td></td></serslot<>	Make table for hardware access	C30B:		16 *		NOI		
	134 devno	equ	*-sltdmy	, Make table for hardware access	C30B:			ASCAL 1	.1 FI	RMWARE PROTOC	OL TABLE:
C2EC:A0 BO	135	dfb	\$A0,\$B0		C30B:		18 *				
0200.00 50	100.		1		C30B:01		19		DFB	\$01	GENERIC SIGNATURE BYTE
C2EE: 0012	137	ds	\$C300-*,\$00		C30C:88		20		DFB	\$88	;DEVICE SIGNATURE BYTE
C300:	44	inclu	ude c3space	;80 column card @ \$C300	C30D:		21 *				DICOL INT
					C30D:2C		22		DFB DFB	>JP IN IT >JP READ	; PASCAL INIT ; PASCAL READ
					C30E:2F C30F:32		23 24		DFB	>JPWRITE	PASCAL WRITE
					C310:35		25		DFB	>JPSTAT	PASCAL STATUS
					C311:		26 ***			*********	******
					C311:		27 *				
					C311:			128K SUP	PORT	ROUTINE ENTRI	IES:
					C311:	-	29 *				WINDLY NOW RODOCC DANKS
					C311:4C AF C		30 31		JMP JMP	SWAUX SWXFER	MEMORY MOVE ACROSS BANKS
					C314:4C B5 C C317:	.1		*******		JWAE DA	
					C317:		33 *				
					C317:		34 ***	******	*****	**********	*******
					C317:		35 * 1	BASIC I/	O ENT	TRY POINT:	
					C317:			*******	*****	*********	*******
					C317:	-	37 *		703	HOOMED	:COPYROM if needed, sethooks
					C317:20 20 C		38 BA	SICINIT	JSR	HOOKUP SET80	;setup 80 columns
					C31A:20 BE C C31D:20 58 F		40		JSR	HOME	clear screen
					C320:7A	C	41		PLY	horiz	, 01011 001000
					C321:FA		42		PLX		;restore X
					C322:68		43		PLA		;restore char
					C323:18		44		CLC		;output a character
					C324:		45 *	CONT	DCC	BINPUT	;=>carry me to input
					C324:B0 03		46 BA 47 BP		BCS	COUTZ	;print a character
					C326:4C F6 F C329:4C 1B F		47 Br		JMP	KEYIN	;get a keystroke
					C32C:	D	49 *		011	10110	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
					C32C:4C 41 C	CF	50 JP	INIT	JMP	PINIT	;pascal init
					C32F:4C 35 C	CF	51 JP		JMP	PASREAD	;pascal read
					C332:4C C2 C		52 JP		JMP	PWRITE	;pascal write
					C335:4C B1 C	CE	53 JP	STAT	JMP	PSTATUS	;pascal status call
					C338:		54 *	CUD AD CP-	ie e	allod when the	e video firmware is
					C338:						uage card is switched
					C338:						the F8 ROM to the
					C338:		58 *	language	e care	d and restore	s the state of the
					C338:		59 *	language	e car	d.	

					1				
07 C3SPACE	Communicatio	ons por	t routine	20-OCT-86 06:41 PAGE 17	07 C3SPACE	Communicatio	ons por	t routine	20-OCT-86 06:41 PAGE 18
C338:	60 *				C384:8D 00 C0	118	STA	CLR80COL	; no 80STORE to get page 1
C338:A9 06	61 COPYROM	LDA	#GOODF8	;get the ID byte	C387:8D 03 C0	119	STA	RDCARDRAM	;pop in the other half of RAM
C33A:	62 *				C38A:B9 78 04	120	LDA	\$478,Y	;read the desired byte
C33A: C33A:				er is readable. If it t, need to copy.	C38D:28 C38E:B0 03 C393	121 122	PLP BCS	GETALT1	;and restore memory
C33A:	65 *	25, dil	IS OK. II NO	c, need to copy.	C390:8D 02 C0	123	STA	RDMAINRAM	
C33A:CD B3 FB	66	CMP	F8VERSION	;does it match?	C393:10 03 C398			GETALT2	
C33D:F0 3C C37B	67	BEQ	ROMOK	•	C395:8D 01 C0	125	STA	SET80COL	
C33F:20 60 C3	68	JSR	SETROM	;read ROM, write RAM, save state	C398:60	126 GETALT2	RTS		
C342:A9 F8	69	LDA	#\$F8	;from F800-FFFF	C399:	127 * 128 UPSHIFT	) ORA	#\$80	wast bisk bit for ever
C344:85 37 C346:64 36	70 71	STA STZ	CSWH CSWL		C399:09 80 C39B:C9 FB	129 UPSHIFT		#\$60 #\$FB	;set high bit for execs
C348:B2 36	72 COPYROM2		(CSWL)	;get a byte		130	BCS	X.UPSHIFT	
C34A:92 36	73	STA	(CSWL)	; and save a byte	C39F:C9 E1	131	CMP	#\$E1	
C34C:E6 36	74	INC	CSWL	,,	C3A1:90 02 C3A5	132	BCC	X.UPSHIFT	
C34E:D0 F8 C348	75	BNE	COPYROM2		C3A3:29 DF	133	AND	#\$DF	
C350:E6 37	76	INC	CSWH		C3A5:60	134 X.UPSHI	T RTS		
C352:D0 F4 C348	77	BNE	COPYROM2	;fall into RESETLC	C3A6:	135 *	10 norf	ama court for	CEMIN It disables the
C354: C354:	78 * 79 * DECETT	C 1050	te the language	e card to the state	C3A6: C3A6:				GETLN. It disables the ers by clearing the
C354:				always leaves the card	C3A6:				char, then restores
C354:	81 * write				C3A6:				he RDKEY routine to
C354:	82 *				C3A6:		le esca	pe sequences.	
C354:DA	83 RESETLC	PHX		;save X	C3A6:	141 *			
C355:AE 78 04	84	LDX	ROMSTATE	;get the state	C3A6:48	142 GETCOUT	PHA		;save char to print
C358:3C 81 C0	85	BIT	ROMIN, X	;set bank & ROM/RAM read	C3A7:A9 08	143	LDA	#M.CTL	; disable control chars
C35B:3C 81 C0	86 87	BIT PLX	ROMIN, X	;set write enable	C3A9:1C FB 04 C3AC:68	144 145	TRB PLA	VMODE	;by clearing M.CTL ;restore character
C35E:FA C35F:60	88	RTS		;restore X	C3AD:20 ED FD	145	JSR	COUT	; and print it
C360:	89 *	RIS			C3B0:4C 44 FD	147	JMP	NOESCAPE	;enable control chars
C360:		f switc	hes in the ROM	for reading, the RAM	C3B3:	148 *			,
C360:				the state of the	C3B3:				e current cursor position,
C360:				t save the write	C3B3:	150 *			er, and displays it
C360:		t stat	us of the card	•	C3B3:	151 * STORC 152 *			cter and displays it at the
C360: C360:DA	94 * 95 SETROM	PHX		;save x	C3B3: C3B3:			ion stored in	ent cursor position, and
C361:A2 00	96	LDX	#0	;save x ;assume write enable,bank2,ROMRD	C3B3:	154 *			ter without inverting it
C363:2C 11 C0	97	BIT	RDLCBNK2	; is bank 2 switched in?	C3B3:				t the position in Y
C366:30 02 C36A	98	BMI	NOT1	;=>yes	C3B3:	156 *	•		•
C368:A2 08	99	LDX	#\$8	; indicate bank 1	C3B3:				abled (VMODE bit $0 = 0$ )
C36A:2C 12 C0	100 NOT1	BIT	RDLCRAM	;is LC RAM readable?	C3B3:				-\$5F) are displayed when
C36D:10 02 C371	101	BPL INX	NOREAD	;=>no ;indicate RAM read	C3B3: C3B3:				t is switched in. Normally to \$0-\$1F before display.
C36F:E8 C370:E8	102	INX		, indicate RAM lead	C3B3:	161 *	, 410 4	of all billiced	to vo vii beloit display.
C371:2C 81 C0	104 NOREAD	BIT	\$C081	;ROM read	C3B3:	162 * Calls	to GET	CUR trash Y	
C374:2C 81 C0	105	BIT	\$C081	;RAM write	C3B3:	163 *			
C377:8E 78 04	106	STX	ROMSTATE	;save state	C3B3:20 9D CC	164 STORY	JSR	GETCUR	;get newest cursor into Y
C37A:FA	107	PLX		;restore X	C3B6:80 09 C3C1		BRA	STORE	
C37B:60	108 ROMOK	RTS			C3B8:	166 *	JSR	CEMCUD	· First ast surger position
C37C: C37C:	109 *	roade	a buto from a	w momenty agreenheles	C3B8:20 9D CC C3BB:24 32	167 STORCH 168	BIT	GETCUR INVFLG	;first, get cursor position ;normal or inverse?
C37C:				ux memory screenholes. (0-7) indexed off of		169	BMI	STORE	;=>normal, store it
C37C:	112 * addres			to the indexed off of	C3BF:29 7F	170	AND	#\$7F	; inverse it
C37C:	113 *		550		C3C1:5A	171 STORE	PHY	19 <b>19</b> 19	;save real Y
C37C:AD 13 C0	114 GETALT	LDA	RDRAMRD	;save state of aux memory	C3C2:09 00	172	ORA	#0	;does char have high bit set?
C37F:0A	115	ASL	Α	· · · · · · · · · · · · · · · · · · ·		173	BMI	STORE 1	;=>yes, don't do mouse check
C380:AD 18 C0	116	LDA	RD80COL	;and of the 80STORE switch	C3C6:48	174	PHA	UNIODE	;save char
C383:08	117	PHP			C3C7:AD FB 04	175	LDA	VMODE	;is mouse bit set?

07 C3SPACE	Communication	ns port	routine	20-OCT-86 06:41 PAGE 19	08 EQUATES2		slinky equate	S		20-OCT-86 06:41 PAGE 20
C3CA:6A	176	ROR	А		C400:		2 ********	*****	**********	*****
C3CB:68	177	PLA	n	:restore char	C400:		3 * slinky			
C3CC:90 0D C3DB	178		STORE1	;=>no. don't do mouse shift	C400:		4 *******	*****	*****	*******
C3CE:2C 1E CO	179		ALTCHARSET	no shift if ][ char set	C400:	0101	5 revnum		\$101	revision 1.0.1
C3D1:10 08 C3DB	180		STORE1	$\Rightarrow$ it is!	C400:	0011	6 pcrevnum			;smartport rev 1.1
C3D3:49 40	181		#\$40	;\$40-\$5F=>0-\$1f	C400.	0011	o perevium	equ	411	, smartport rev 1.1
	182		#\$60	; \$40-\$JI->0-\$11	G400.		8 * prodos	constr		
C3D5:89 60					C400:		8 * prodos	equace	25	
C3D7:F0 02 C3DB	183		STORE1						<b>A</b> 40	second to be executed
C3D9:49 40	184		#\$40		C400:	0042	10 cmmand	equ	\$42	; command to be executed
C3DB:2C 1F C0	185 STORE1		RD80VID	;80 columns?	C400:	0043	11 unit	equ	\$43	; D < 6 - 4 > = slot
C3DE:10 19 C3F9	186		STORE5	;=>no, store char	C400:	0044	12 buffer	equ	\$44	pointer to 512 byte data buffer
C3E0:48	187	PHA		;save (shifted) char	C400:	0046	13 block	equ	\$46	;block number
C3E1:8D 01 C0	188		SET80COL	;hit 80 store	16					
C3E4:98	189	TYA		;get proper Y	C400:		15 * protoco	l conv	verter equates	
C3E5:45 20	190	EOR	WNDLFT	C=1 if char in main ram						
C3E7:4A	191	LSR	A		C400:	0043	17 pparm	equ	\$43	;parameter count
C3E8:B0 04 C3EE	192	BCS	STORE2	;=>yes, main RAM	C400:	0044	18 punit	equ	\$44	;unit number
C3EA:AD 55 C0	193	LDA	TXTPAGE2	else flip in aux RAM	C400:	0045	19 pbuff	equ	\$45	two byte buffer pointer
C3ED:C8	194	INY		do this for odd left, aux bytes	C400:	0047	20 pstat	equ	\$47	;status / control code
C3EE:98	195 STORE2	TYA		;divide pos'n by 2	C400:	0047	21 pblock	equ	\$47	block number
C3EF:4A	196		A	fulfilde pob il bj e	C400:	0047	22 pcount	equ	\$47	; byte count
C3F0:A8	197	TAY			C400:	0049	23 paddr	equ	\$49	; address for read
C3F1:68	198	PLA		;get (shifted) char	C400:	0043	24 tempptr	equ	\$4A	; pointer to params must be last 2 zp byte
C3F2:91 28	199 STORE3		(BASL),Y	stuff it	C400:	000A	25 zused	equ		nd+2 ;zero page bytes used
C3F4:2C 54 C0	200		TXTPAGE1	;else restore pagel	C400:	UUUA	zj zuseu	equ	cempper-chura	iurz , zero page byces useu
	201 STORE4	PLY	INITAGEI	;restore real Y	C100.		27 * prodos		- da	
C3F7:7A		RTS			C400:		27 - prodos	comma	lus	
C3F8:60	202	RTS		;und exit					•	and a second of the second of
C3F9:	203 *		(53.47.)	de da estere etere	C400:	0000	29 prostat	equ	0	;status command
C3F9:91 28	204 STORE5	STA	(BASL),Y	;do 40 column store	C400:	0001	30 proread	equ	1	; read command
C3FB:7A	205	PLY		;restore Y	C400:	0002	31 prowrit	equ	2	;write command
C3FC:60	206	RTS		;and exit	C400:	0003	32 proform	equ	3	; format command
C3FD: 0003	207		\$C400-*,\$00		P.0.0000000					
C400:	45	includ	le equates2	;Equates for PC and Slinky	C400:		34 * DOS equ	ates		
					C400:	0048	36 iobpl	equ	\$48	;pointer to IOB
					C400:	0049	37 iobph	equ	\$49	(poincer to res
					C400:	0001	38 ibslot	equ	1	;slot * 16
					C400:	0002	39 ibdrvn	equ	2	drive 1 or 2
					C400:	0002	40 ibtrk	equ	4	track number
							41 ibsect		5	; sector number
					C400:	0005		equ	8	; buffer pointer
					C400:	0008	42 ibbufp	equ		
					C400:	000C	43 ibcmd	equ	12	; command
					C400:	000D	44 ibstat	equ	13	;status
					C400:	0080	45 doserr	equ	\$80	;DOS I/O error
					C400:	9D1E	46 dosinit	equ	\$9D1E	;DOS init vector use addr-1
					C400:	A6C3	47 dossyn	equ	\$A6C4-1	;DOS syntax error
					C400:	BD00	48 rwts	equ	\$BD00	;RWTS entry point
					C400.		50 * error o	nohor		
					C400:		50 * error (	codes		
					C400:	0001	52 badcmd	equ	\$01	; bad command
					C400:	0004	53 badpcnt	equ	\$04	; bad parameter count
					C400:	0011	54 badunit	equ	\$11	; bad unit number
					C400:	0021	55 badct1	equ	\$21	;bad control / status code
					C400:	0027	56 ioerr	equ	\$27	other I/O error
					C400:	0028	57 nderr	equ	\$28	no device error
					C400:	002D	58 badblk	equ	\$2D	bad block or address
					01001	0020		-44		· · ·- ·

08 EQUATES2	slinky equates	20-OCT-86 06:41 PAGE 21	09 SLINKY	slinky entry points	20-OCT-86 06:41 PAGE 22
C400:	60 * prodos boot equates		C400:		****
C400: 0002 C400: 0000		;make jmp to entry :reads block 0	C400: C400:	3 * slinky boot cod 4 *****************	de *********
C400: 0800		;into \$800	C400:C9 20	6 cmp i	\$20 ;Boot entry point
C400: FABA		;re-entry point to auto boot	C400:C9 20 C402:C9 00		\$00 ;Signature byte stuff
C400: FF59		;go to monitor if boot fails	C404:C9 03		\$03
0.000	of monitor off the	,,,	C406:C9 00		#0
C400:	68 * scratch area equates		C408:B0 04 C40E		boot4 ;Always taken
	The second		C40A:A0 05		5 ;Diagnostics entry point
C400: 0478	70 sizetemp equ \$478	;holds # blocks	C40C:D0 54 C462		dos24
C400: 04F8	71 error equ \$4F8	;error flag	C40E:	13 * Here is the boo	ot code
C400: 0578		;value to be returned in X	C40E:	14 * Reads in block	0 into \$800 and executes at \$801
C400: 05F8		; value to be returned in Y	C40E: C40E	15 boot4 equ	*
C400: 0678		;language card state	C40E:78	16 sei	;No interrupts if booting
C400: 0778		;slot * 16 (\$n0) + \$88	C40F:A5 39	17 lda )	kswh ;Save IN#
C400: 07F8	76 sl.mslot equ \$7F8	;\$C0 + slot (\$Cn)			
G100 -	70 4 -1-4		C411:		*****
C400:	78 * slot ram equates		C411:	20 * the following t	two bytes must be \$90 and \$4B in locations \$C411 and
C400: 03B8	80 sl.scrn1 equ \$478-\$C0		C411:	21 * and \$C412 respe	ectively. the bcc (\$90) is never taken by the
C400: 0388			C411:		d the \$4B is used to duplicate the mouse entry in slot 7. this 'fix' enables some programs
C400: 0436			C411:	23 * point as iound	correctly. (tim, you owe me a beer for this one!)
C400: 0538			C411: C411:	24 " LO SUIII WOIK (	***************************************
C400: 0558			C411;	23	
C400: 0638			C411:90 4B	27 dfb	\$90,\$4B ;bcc is never taken
C400: 06B8			C411.50 4D	21 410	
C400: 0738			C413:48	29 pha	
C400: 03B8		;number of 64K banks on card	C414:20 89 FE		setkbd ; Reset the hooks
C400: 06B8	89 powerup equ sl.scrn7	;powerup byte	C417:20 93 FE		setvid
C400:	90 ;power2 equ sl.scrn8		C41A:68	32 pla	
		a second on the second s	C41B:20 4C C7	33 jsr :	slboot ;Go get boot block
C400:	92 * hardware equates, must be	in \$BF00 to avoid double access	C41E:AE 01 08		bootbuf+1
	40000		C421:F0 05 C428		btok4 ;boot not okay
C400: BFF8		;address pointer	C423:A2 40		#4*\$10 ; X=n0
C400: BFF9		;auto incs after every data access	C425:4C 01 08	37 jmp l	bootbuf+1
C400: BFF/ C400: BFF/		;data pointed to		20 4 Manual Jama Ka	the second of and second on rest or forged cold start
CAUV. BIT	o or uata equ obrib	, uata pointea to	C428:	39 * discontinue boo	ot sequence if not power on reset or forced cold start
C400:	99 * other interface equates		C428:A5 00	41 btok4 lda	loc0
			C42A:D0 0D C439		btok4.1
	101 proflag equ \$BF00	;0 = Pascal, \$4C = ProDOS, other = DOS	C42C:A5 01		loc1
	102 nameflg equ \$AA	;value unused in any catalog	C42E:C9 C4		#4+\$C0
	: 103 sizeflg equ \$FC	;block size flag	C430:D0 07 C439		btok4.1
	) 104 zers equ \$FD 1 105 skpfe equ \$FE	;catalog skip flag ;skip FE bytes in catalog	C432:A9 C6		#\$c6 ; should be \$C6 now
	105 skple equ \$12	;slot #	C434:85 01		loc1
C400: DC00		; location of diagnostic code	C436:6C 00 00	48 jmp	(loc0) ;try slot 6 instead
C400: 2000		; location of diagnostics in ram	C439:A9 17	50 btok4.1 lda	#23 ; go to bottom of screen
	109 diagstart equ diagdest-1	start location of diagnostics	C439:89 17 C43B:85 25		
C400:	46 include slinky	; ram card at \$C400	CIJD.0J ZJ	JI JIC	
		• · · · · · · · · · · · · · · · · · · ·	C43D:BD DB C1	53 btok4.2 lda	utsmsg,x ;'unable to start from memory card.'
			C440:F0 06 C448		btok4.3 ;skip if done
			C442:20 ED FD		cout
			C445:E8	56 inx	
			C446:D0 F5 C43D	57 bne	btok4.2
			C140.40.00.00	[0 ] h + 1 2 ]	basic ;drop into basic
			C448:4C 00 E0	59 btok4.3 jmp	basic ;drop into basic

410	09 SLINKY	slinky entry	y points	20-OCT-86 06:41 PAGE 23	09 SLINKY	slinky entry points	20-OCT-86 06:41 PAGE 24
0	C44B:4C 1C C7	61	jmp xsetmou	;should be at \$C44B	C44E: C44E: C44E:	63 ************************************	ver
					C44E:4C 54 C4 C451:4C 94 C4 C454:A9 28 C456:A6 43 C458:30 2A C484 C45A:A9 01 C45C:A4 42	67entry4jmpent468jmppconv469ent4lda#nderr70ldxunit71bmirats472lda#badcmd73ldycmmand	;Jump to ProDOS ;Jump to PC ;Assume wrong drive ;Error!!! ;Assume bad command ;Get command
					C45E: C45E:	75 * the 'cpy #4' below use to 76 * change, revnum will be 1.0	be a 'cmp #4'. because of this 0.1
					C45E:C0 04 C460:B0 22 C484 C462:A2 0A C464:B5 41 C466:48 C467:CA	78 cpy #4 79 bge rats4 80 dos24 ldx #zused 81 zsave4 lda cmmand-1,x 82 pha 83 dex	;Branch if bad command ;Save zp DOS jumps in here
					C468:D0 FA C464 C46A:98 C46B:18 C46C:69 14	84 bne zsave4 85 tya 86 clc 87 adc #20	;Add 20 to command for table look up
					C46E: C46E: C46E:	89 ************************************	and ProDOS and DOS entry points
					C46E:20 52 C7 C471:A2 00 C473:68 C474:95 42 C476:E8 C477:E0 0A C479:90 F8 C473 C47B:AE 78 05 C47B:AE 78 05 C47B:AC F8 05 C481:AD F8 04 C484:C9 01 C486:09 00 C488:60	93 doit4         jsr         slxeq           94 done4         ldx         #0           95 rsloop4         pla           96         sta         cmmand,x           97         inx           98         cpx         #zused           99         blt         rsloop4           100         ldx         xval           101         ldy         yval           102         lda         error           103 rats4         cmp         #1           105         rts	;Go do command ;Restore zp ;Set X and Y to whatever ;Was there an error? ;C = 1 if not 0 ;Set n,z flags
					C489:A9 01 C48B:D0 02 C48F C48D:A9 11 C48F:8D F8 04 C492:D0 DD C471	107 pccmd4lda#badcmd108bnepcerr4109 pcbad4lda#badunit110 pcerr4staerror111bnedone4	;Bad command ;Bad protocol unit ;Save the error code

09 SLINKY	slinky entry points 20-OCT-86 06:41 PAGE 25			20-OCT-86 06:41 PAGE 25	09 SLINKY	slinky entry	point	5	20-OCT-86 06:41 PAGE 26
C101.	113			*****	C4D1:	156 *******	*****	*************	*******
C494: C494:			verter entry po		C4D1:	157 * DOS ent			
C494:	114 * PIOLOCO	******		)	C4D1:	158 *******	*****	***********	******
6494:	115				0.011				
C494:68	117 pconv4	pla		;Pull the return address	C4D1:84 48	160 dosent4	sty	iobpl	;Store pointer to IOB
C495:A8	118	tay		Consideration (1997) - Consider the end of the Constant of the Constant of the	C4D3:85 49	161	sta	iobph	
C496:C9 FD	119	cmp	#\$FD	;C = 1 if carry in +3	C4D5:A0 01	162	ldy	#ibslot	;Get slot
C498:68	120	pla		;High byte of return address	C4D7:B1 48	163	lda	(iobpl),y	
C499:AA	121	tax			C4D9:C9 40	164	cmp	#4*\$10	;Is it us?
C49A:69 00	122	adc	#0	u	C4DB:F0 03 C4E0	165	beq	dosslt4	
C49C:48	123	pha			C4DD:4C 04 BD	166	jmp	rwts+4	;Back to rwts
C49D:98	124	tya			C4E0:A0 04	167 dosslt4	ldy	#4	;Command for DOS
C49E:69 03	125	adc	#3	;C = 0 from previous add	C4E2:20 62 C4	168	jsr	dos24	;Go do it and come back
C4A0:48	126	pha	7.00	Return address + 3 now pushed	C4E5:F0 02 C4E9		beq	dosok4	;A = Error code
C4A1:A5 4B	127	lda	tempptr+1	;Save zero page	C4E7:A9 80	170	lda	#doserr	;DOS io error code
C4A3:48	128	pha			C4E9:A0 0D	171 dosok4	ldy	#ibstat	
C4A4:86 4B	129	stx	tempptr+1		C4EB:91 48	172	sta	(iobpl),y	;Put error code in status
C4A6:A2 09	130	ldx	#zused-1		C4ED:60	173	rts		
C4A8:B5 41	131 pcsvzp4	lda	cmmand-1, x	;Save rest of zp					
C4AA:48	132	pha		• Have considered and the	C4EE: 000C	175	ds	\$C4FA-*,0	;pad with O's
C4AB:CA	133	dex							
C4AC:D0 FA C4A8	134	bne	pcsvzp4		C4FA:11	177	dfb	pcrevnum	;Smartport revision number
C4AE:84 4A	135	sty	tempptr		C4FB:01	178	dfb	\$01	;Mark ram card
C4B0:A0 03	136	ldy	#3	;Get (tempptr) + 3, +2, +1	C4FC:00 00	179	dw	0	;Number of blocks = 0 for status call
C4B2:99 41 00	137 pcgtp4	sta	cmmand-1, y	;First store don't care	C4FE:4F	180	dfb	\$4F	
C4B5:B1 4A	138 pcskp4	lda	(tempptr),y		C4FF:4E	181	dfb	>entry4	
C4B7:88	139	dey			C500:	47		ude misc	;Miscellaneous junk
C4B8:D0 F8 C4B2	140	bne	pcgtp4		C500: 008E	1	ds	\$C58E-*,0	
C4BA:AA	141	tax		;x = user command					
C4BB:	142 ;			Command = ptr to parm list. $y = 0$					
C4BB:A0 08	143	ldy	#8	;Max # of param bytes					
C4BD:B1 42	144 pcparms4	lda	(cmmand), y	;Get the parms					
C4BF:99 43 00	145	sta	cmmand+1, y	;Note last store is on top of pointer					
C4C2:88	146	dey							
C4C3:10 F8 C4BD		bpl	pcparms4	man <sup>2</sup> and a manufacture					
C4C5:46 44	148	lsr	punit	;Unit 0 or 1?					
C4C7:D0 C4 C48D		bne	pcbad4						
C4C9:8A	150	txa		A = Command					
C4CA:2A	151	rol	A	;Get unit into low bit					
C4CB:C9 14	152	cmp	#20	;C = 1 if invalid command					
C4CD:B0 BA C489		bcs	pccmd4	;Branch if bad command					
C4CF:90 9D C46E	154	bcc	doit4	;Always taken					

					· · · · · · · · · · · · · · · · · · ·							
1	10 MISC	slinky entry poin	nts	20-OCT-86 00	6:41 PAGE 27	10 MISC		slinky entry	points		20-OCT-86 0	6:41 PAGE 28
)	C58E: C58E: C58E:	4 * maktbl - ma 5 **********	akes a deniblizin	g table for the	disk II boot	C5D0:B0 1C C5D2:A0 C7 C5D4:C4 39 C5D6:D0 04	C5EE C5DC	61 62 63 64	bcs ldy cpy bne	gobasicin ∳ <mbasic kswh xmbout</mbasic 	;input? ;input from \$C	400?
	C58E:A2 03 C590:A0 00 C592:86 3C C594:8A C595:0A C596:24 3C C598:F0 10 C5AA C598:F0 10 C5AA C59A:05 3C C59C:49 FF	7 MAKTBL LD: 8 LD: 9 TBLLOOP ST: 10 TXL 11 ASI 12 BI' 13 BE( 14 ORI 15 EO	Y \$0 X BOOTTMP A L A T BOOTTMP Q NOPATRN A BOOTTMP R \$\$FF			C5D8:A4 38 C5DA:F0 12 C5DC:DA C5DD:48 C5DE:29 7F C5E0:C9 02 C5E2:B0 06 C5E4:20 1C C C5E7:20 3A C	7	65 66 67 xmbout 68 69 70 71 71 72 73	ldy beq phx pha and cmp bge jsr jsr	kswl gobasicin #\$7F #2 mbbad xsetmou xmhome	;save X too ;we don't care ;only 0,1 vali	: about high bit d
	C59E:29 7E C5A0:B0 08 C5AA C5A2:4A C5A3:D0 FB C5A0 C5A5:98	16 ANI 17 TBLLOOP2 BC: 18 LSI 19 BNI 20 TYI	S NOPATRN R A E TBLLOOP 2			C5EA:68 C5EB:FA C5EC:7A C5ED:60	7	74 mbbad 75 76 77	pla plx ply rts	autoriain	tes to input a	outing
	C5A6:9D 56 03 C5A9:C8 C5A9:C8 C5A8:E8 C5AB:10 E5 C592 C5AD:A9 08 C5AF:85 27 C5B1:A0 7F	20 11 21 STI 22 IN 23 NOPATRN IN 24 BP 25 LD 26 STI 26 STI 27 LD	A DNIBL,X Y X L TBLLOOP A #\$08 A \$27			C5EE:4C 9D C C5F1: C5F5: C5F5:	0004 0008	78 gobasici 80 48 1	ds	swbasicin \$C5F5-*,0 ide boot \$C600-*,0	;go to input r ;more disk stu ;Disk II boot ;Disk II in sl	ff @\$C600
	C5B3:60 C5B4: C5B4: C5B4:	31 * getup - get	S ************************************	buffer, iny and	d upshift it							
	C5B4:B9 00 02 C5B7:C8 C5B8:4C 99 C3	34 getup 1da 35 ing 36 jmg	у	;get character								
	C5BB: C5BB: C5BB:	39 * this is who	o we is in 9 lett	ers								
	C5BB: C5BB:C1 F0 F0 EC C5C4:	42 MSI 43 apple2c aso 44 MSI	c 'Apple	//c'								
	C5C4: C5C4: C5C4:	47 * showinst -	disassemble an i	nstruction and a	adjust the PC							
	C5C4:20 D0 F8 C5C7:20 53 F9 C5CA:85 3A C5CC:84 3B C5CE:60	50 showinst jsn 51 jsn 52 sta 53 sty 54 rts	r pcadj a pcl y pch									
	C5CF: C5CF: C5CF:	57 * xmbasic - 1	basic call to the	mouse								
	C5CF:5A	60 xmbasic phy	У									

11 BOOT	Disk II boot	code		20-0CT-86	06:41 PAGE 29	I	11 BOOT	Dis)	t II boot	code	20-OCT-86	06:41 PAGE 30
C600:	4 *******	*****	**********	****		1	C65E:				s to errupt, the ground	
C600:	5 *						C65E:				ProDOS not to boot!	
C600:	6 * Disk II	boot	stuff				C65E:	• •			* * * * * * * * * * * * *	
C600:			5 if boot fai	le			C65E:BD 8C C0		RDHD1	LDA	\$C08C,X	
C600:	8 *						C661:10 FB C65E	66		BPL	RDHD1	
C600:		*****	**********	*********			C663:49 D5		I SMRK1	EOR	#\$D5	
C600:A2 20	10	LDX	#\$20				C665:D0 F0 C657	68		BNE	RETRY	
C602:A0 00	11	LDY	#\$00				C667:BD 8C C0		RDHD2	LDA	\$C08C,X	
C604:64 03	12	STZ	\$03				C66A:10 FB C667	70		BPL	RDHD2	
C606:64 3C	13	STZ	\$3C				C66C:C9 AA	71		CMP	#\$AA	
C608:A9 60	14	LDA	#\$60				C66E:D0 F3 C663	72		BNE	ISMRK1	
C60A:AA	15	TAX					C670:EA	73		NOP		
C60B:86 2B	16 DRV2ENT	STX	SLOTZ				C671:BD 8C C0		RDHD3	LDA	\$C08C,X	
C60D:85 4F	17	STA	BOOTDEV				C674:10 FB C671	75		BPL	RDHD3	
C60F:5A	18	PHY		:Y=1 IF DRIVE	E 2 BOOT, ELSE Y=0		C676:C9 96	76		CMP	#\$96	
C610:BD 8E C0	19	LDA	\$C08E, X				C678:F0 09 C683	77		BEQ	RDSECT	
C613:BD 8C C0	20	LDA	\$C08C,X			1	C67A:28	78		PLP		
C616:7A	21	PLY					C67B:90 C2 C63F	79		BCC	RDADR	
C617:B9 EA CO	22	LDA	\$COEA, Y	; SELECT DRIVE	2 1 OR 2		C67D:49 AD	80		EOR	#\$AD	
C61A:BD 89 C0	23	LDA	\$C089,X	•			C67F:F0 25 C6A6	81		BEQ	RDATA	
C61D:A0 50	24	LDY	#\$50				C681:D0 BC C63F	82	DOCTOR	BNE	RDADR	
C61F:BD 80 C0	25 SEEKZERO	LDA	\$C080,X				C683:A0 03		RDSECT	LDY	#\$03 \$40	
C622:98	26	TYA					C685:85 40		RDSEC1 RDSEC2	STA LDA	\$C08C,X	
C623:29 03	27	AND	#\$03				C687:BD 8C C0		RUSECZ	BPL	RDSEC2	
C625:0A	28	ASL	A				C68A:10 FB C687	86 87		ROL	A	
C626:05 2B	29	ORA	SLOTZ				C68C:2A	88		STA	BOOTTMP	
C628 : AA	30	TAX					C68D:85 3C C68F:BD 8C C0		RDSEC3	LDA	\$C08C,X	
C629:BD 81 C0	31	LDA	\$C081,X				C692:10 FB C68F	90	RUSECS	BPL	RDSEC3	
C62C:A9 56	32	LDA	#\$56				C694:25 3C	91		AND	BOOTTMP	
C62E:20 A8 FC	33	JSR	WAIT				C696:88	92		DEY	BOOTINE	
C631:88	34	DEY					C697:D0 EC C685	93		BNE	RDSEC1	
C632:10 EB C61F	35	BPL	SEEKZERO				C699:28	94		PLP	RUSICI	
C634:85 26	36	STA	\$26				C69A:C5 3D	95		CMP	\$3D	
C636:85 3D	37	STA	\$3D				C69C:D0 A1 C63F	96		BNE	RDADR	
C638:85 41	38	STA	\$41				C69E:A5 40	97		LDA	\$40	
C63A:20 8E C5	39	jsr	maktbl				C6A0;C5 41	98		CMP	\$41	
C63D:64 03	40 EXTENT1	STZ	\$03				C6A2:D0 9B C63F		BADRD1	BNE	RDADR	
C63F:18	41 RDADR	CLC					C6A4:B0 9C C642			BCS	RDDHDR	
C640:08	42	PHP					C6A6:A0 56		RDATA	LDY	#\$56	
C641:28	43 RETRY1	PLP	CT.OTT	BREMORE V MO	A 660		C6A8:84 3C	102	RDAT0	STY	BOOTTMP	
C642:A6 2B C644:C6 03	44 RDDHDR 45	LDX DEC	SLOTZ \$03	; RESTORE X TO ; UPDATE RETRY			C6AA:BC 8C CO	103	RDAT1	LDY	\$C08C,X	
C646:D0 0E C656		BNE	RDHD0		T OUT OF RETRIES		C6AD:10 FB C6AA	104		BPL	RDAT1	
C648:BD 88 C0	46 47 FUGIT	LDA	\$C088,X	; SHUT OFF DIS			C6AF:59 D6 02	105		EOR	DNIBL-\$80,Y	
C64B:A5 01	48	lda	loc1	;auto boot fo			C6B2:A4 3C	106		LDY	BOOTTMP	
C64D:C9 C6	48	Cmp	#\$c6	,auto boot 10	JIM 3100 0:		C6B4:88	107		DEY		
C64F:D0 A4 C5F5	50	bne	bootfail			1	C6B5:99 00 03	108		STA	NBUF1,Y	
C651:4C 00 C5	51	jmp	\$c500	maybe slot 5	will talk to us			109		BNE	RDATO	
0001110 00 00		JF	- 0000	, major sive J	and the could	1	C6BA:84 3C		RDAT2	STY	BOOTTMP	
C654: 0002	53	ds	\$C656-*,0	;Keep alignme	ent		C6BC:BC 8C C0		RDAT3	LDY	\$C08C,X	
C656:08	54 RDHD0	PHP	,,,.	,			C6BF:10 FB C6BC			BPL	RDAT3	
C657:88	55 RETRY	DEY					C6C1:59 D6 02	113		EOR	DNIBL-\$80,Y	
C658:D0 04 C65E	56	BNE	RDHD1			1	C6C4:A4 3C	114		LDY	BOOTTMP	
C65A:F0 E5 C641	57	BEQ	RETRY1			1	C6C6:91 26	115		STA	(\$26),Y	
C65C:80 DF C63D	58 EXTENT	BRA	EXTENT1	;Blows up if	this is moved too		C6C8:C8	116		INY	0.0102	
C65E:	59 * * * * *			* * * * * *	analise states states and the		C6C9:D0 EF C6BA		0.03074	BNE	RDAT2	
C65E:	60 * The fol.	lowing	code is sacre	d in it's *			C6CB:BC 8C C0		RDAT4	LDY BPL	\$C08C,X	
C65E:	61 * present	form.	To change it	would *			C6CE:10 FB C6CB	119		DLP	RDAT4	

11 BOOT	Disk II boot code		20-OCT-86 06:	41 PAGE 31	12 MOUSE		Mouse firmware	20-0CT-86	06:41 PAGE 32
C6D0:59 D6 02 C6D3:D0 CD C6A2 C6D5:A0 00 C6D7:A2 56 C6D9:CA C6D4:30 FB C6D7 C6DC:B1 26 C6D2:52 00 03 C6E1:2A C6E2:52 00 03 C6E5:2A C6E5:2A C6E5:2A C6E5:2A C6E5:28 C6E8:28	120         EOR           121         BADREAD         BNE           122         LDY           123         DENIBL         LDX           124         DENIBL         LDX           124         DENIBL         LDX           125         BMI         LDX           126         LDA         127           128         ROL         LSR           129         LSR         BME           130         ROL         BME           132         INY         BME           134         * * * * * * * *         *           135<*	this point is n may be pervert	* * iot * ed * t. *	be 0	C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700: C700:	0478 0478 0578 0578 0570 0570 0570 0770 047F 057F 057F 057F 057F 057F 077F	<pre>4 * 5 * Mouse firmware 6 * 7 * by Rich Willia 8 * July, 1983 9 * 10 **********************************</pre>	for the Chels ams re in scratch area \$478 ;Temporary : \$478 \$578 \$578 \$578 \$570 \$570 \$570 \$670 \$770 \$100 7 screen area \$477 \$477 ;X position \$477 ;X position \$577 ;X position \$	low byte low byte high byte high byte upts from movement or button us
					1				

12 MOUSE	Mouse firmware		20-OCT-86 06:41 PAGE 33	13 MCODE.X	Mouse firmware		20-OCT-86 06:41 PAGE 34
C700:		equ \$20		C700:	2 ***********	******	******
C700:	000C 57 vblmode e	equ \$0C		C700:	3 *		
C700:	0004 58 butmode e	egu \$04	;D2 mask	C700:		for mouse firm	nware
C700:	0002 59 movmode	egu \$02	;D1 mask	C700:	5 *		
		•		C700:	6 ***********	**********	* * * * * * * * * * *
				C700:80 05 C707	7 mbasic bra	outent	
				C702:A2 03	8 pnull ldx	#3	
C700:	61 * Hardware	addresses		C704:60	9 rts		;Null for pascal entry
C700:	C015 62 mouxint	egu \$C015	;D7 = x interrupt	C705:38	10 inent sec		;Signature bytes
C700:		egu \$C017	:D7 = y interrupt	C706:90	11 dfb	\$90	
C700:		equ \$C019	:D7 = vbl interrupt	C707:18	12 outent clc		
C700:		egu \$C078	Disable iou access	C708:4C CF C5	13 jmp	xmbasic	;Go do basic entry
C700:		egu \$C079	Enable iou access	C70B:01	14 dfb	\$01	:More signature stuff
C700:		equ \$C048	Clear mouse interrupt	C70C:20	15 dfb	\$20	,
C700:		equ \$C058	; IOU interrupt switches	C70D:02	16 dfb	>pnull	
C700:		equ \$C058	;Disable mouse interrupts	C70E:02	17 dfb	>pnull	
C700:		equ \$C059	;Enable mouse interrupts	C70F:02	18 dfb	>pnull	
C700:			:D7 = Mouse button	C710:02	19 dfb	>pnull	
C700:			; D7 = X1	C710:02	20 dfb	\$0	
			D7 = X1 D7 = Y1			>xsetmou	; SETMOUSE
C700:		equ \$C067 equ \$C070		C712:1C		>xmtstint	; SERVEMOUSE
C700:	C070 74 vblclr e 75 *	equ \$C070	;Clear VBL interrupt	C713:22	22 dfb 23 dfb	>xmread	; READMOUSE
C700:				C714:28		>xmclear	; CLEARMOUSE
C700:	76 * Other add	iresses		C715:2E		>noerror	: POSMOUSE
C700:	77 *			C716:1A			; CLAMPMOUSE
C700:		equ \$200	;Input buffer	C717:34	26 dfb	>xmclamp	
C700:		equ inbuf+20	;Temp for binary conversion	C718:3A	27 dfb	>xm home	; HOMEMOUSE
C700:		equ inbuf+21		C719:40	28 dfb	>initmouse	; IN ITMOUSE
C700:	50 5	include mcode.x		C71A:	29 ;dfb >pnull		
				C71A:	30 ;dfb >goxmint		
				C71A:18	32 noerror clc		
				C71B:60	33 rts		
				C71C:8D 28 C0	35 xsetmou sta	rombank	
				C71F:4C C2 C6	36 jmp	sw.setmou	;do the real thing
				C722:8D 28 C0	38 xmtstint sta	rombank	
				C725:4C CD C6	39 jmp	sw.mtstint	;do the real thing
					<i>J</i> • <b>F</b>		

C728:8D 28 C0

C72B:4C D8 C6

C72E:8D 28 C0

C731:4C E3 C6

C734:8D 28 C0 C737:4C EE C6

C73A:8D 28 C0

C73D:4C F9 C6

C740:8D 28 C0 C743:4C 04 C7

C746:8D 28 C0

C749:4C 9A CF

C74C:8D 28 C0

41 xmread

44 xmclear

47 xmclamp

50 xmhome

59 slboot

53 initmouse sta

42

45

48

51

54

56

57

sta rombank sw.mread

sta rombank

rombank

sw.mclear

sw.mclamp

rombank

rombank

sta rombank

m.oveirq

sw.mhome

jmp

sta

jmp

jmp

sta

jmp

jmp

sta

jmp

;do the real thing

;do the real thing

;do the real thing

;do the real thing

;from other side

rombank
sw.initmouse ;do the real thing

13 MCODE.X	Mouse firmwa	are	20-OCT-86 06:41 PAGE 35	14 SWITCHER	Mouse firmware		20-OCT-86 06:41 PAGE 36
C74F:4C B4 C6	60	jmp swsl.bt	;other side	C780: 0000 C780:	2 ds 3 ****************	\$C780-*,0	****
C2E0.00 00 C0	() alway	sta rombank		C780:	4 *		
C752:8D 28 C0	62 slxeq			C780:	5 * Code for swi	itching between	hanks
C755:DA	63	phx		C780:	6 t This code at	mears in both	banks of the rom
C756:20 16 C8	64	jsr getlc	<u>.</u>	C780:	7 *	ppears in boen	
C759:5A	65	phy		C780:	8 *********	******	*****
C75A:8C 78 06	66	sty sl.lcstat	e ;	C780:8D 28 C0	9 swrti sta		;RTI to the other bank
C75D:20 00 D8	67	jsr execute		C783:40	10 rti	1 Olivana	yarr to the tend ball
C760:4C OE C8	68	jmp fixlc	;	C784:8D 28 C0	11 swrts sta	rombank	;RTS to the other bank
C763: 001D	70	ds \$c780-*,\$	00	C787:60	12 swrtsop rts		,
		include switche		C788:8D 28 C0	13 swreset sta		;Reset routine
C780:	51	Include switche	, Bank Switcher & Cool	C78B:4C 62 FA	14 jmp		,
				C78E:8D 28 C0	15 sta		;Interrupt routine
				C791:2C 87 C7	16 bit		;Set V = 1 for other bank
				C794:4C 04 C8	17 imp	irgent	,
				C797:8D 28 C0	18 swpcnv sta		;Protocol converter
				C79A:4C F1 C7	19 jmp		Jump to sethooks from other side
				C79D:8D 28 C0	20 swbasicin sta		;Mouse BASIC routines
				C7A0:4C F6 C7	21 jmp		;Jump to zzquit from other side
				C7A3:8D 28 C0	22 swsttm sta	rombank	;Set terminal mode
				C7A6:4C F1 C7	23 jmp	swsttm3	
				C7A9:8D 28 C0	24 swcmd sta		;Serial port command processor
				C7AC:4C 06 C8	25 jmp		
				C7AF:8D 28 C0	26 swaux sta		;Moveaux
				C7B2:4C 4E C3	27 jmp		
				C7B5:8D 28 C0	28 swxfer sta		
				C7B8:4C 97 C3	29 jmp		
				C7BB:8D 28 C0	30 swmint sta		;Mouse interrupt handler
				C7BE:4C 00 C1	31 jmp		
				C7C1:8D 28 C0	32 banger sta		
				C7C4:4C 8E D4	33 jmp		. Turn to employed
				C7C7:8D 28 C0	34 swatalk sta		;Jump to appletalk
				C7CA:4C 80 C5	35 jmp 36 swser3 sta		;Jump to serout3
				C7CD:8D 28 C0	36 swser3 sta 37 jmp		, oump co serouco
				C7D0:4C 4F C2	38 swgetst sta		;Jump to getstat
				C7D3:8D 28 C0 C7D6:4C AC C2	39 jmp		Joump to gototat
				C7D9:8D 28 C0	40 swread sta		;Jump to xrdser
				C7DC:4C C3 C2	41 jmp		,
				C7DF:8D 28 C0	42 swgetb sta		;Jump to getbuf
				C7E2:4C F7 C2	43 jmp		
				C7E5:8D 28 C0	44 swzznm sta	rombank	
				C7E8:4C C5 D4	45 jmp		
				C7EB:8D 28 C0	46 swxfgo sta		;Jump to users xfer dest
				C7EE:6C ED 03	47 jmp		
				C7F1:20 23 CE	48 swsthk3 jsr		
				C7F4:80 8E C784	49 bra		
				C7F6:20 4D CE	50 swzząt3 jsr		
				C7F9:80 89 C784	51 bra	swrts	
				C7FB:D6	53 dfb	\$D6	;should be at \$C7FB
				C7FC: 0003	55 ds	\$C7FF-*.0	
				C7FF:00	56 dfb		;Appletalk version number
				C800:		lude irgbuf	;Interrupt stuff @\$C800
						•	

					12 IKORAL	Serial & Key	hoard	hufforing	20-0CT-86 06:41 PAGE 38
15 IRQBUF	Serial & Ke	yboard bu	ffering	20-OCT-86 06:41 PAGE 37				,	
C800:		*******	*******	*****	C844:90 3C C882 C846:68	61 62	BCC PLA	IRQLCOK	;+ Branch if it was. LC unchanged! ;Restore states recorded so far
C800:	4 *	0 11 -			C847:18	63	CLC		;Reset break/interrupt handler
C800: C800:				RQ handling routines alternate rom bank	C848:2C 12 C0	64 IRQ5	BIT	RDLCRAM	DETERMINE IF LANGUAGE CARD ACTIVE
C800:	7 *	i Lincij	point iiom		C84B:80 03 C850 C84D: 0000	65 66	bra ds	passkip1 \$C84D-*,\$00	;Skip around pascal 1.0 stuff
C800:	8 *				C84D:4C A8 C1	67	jmp	plread	
C800:				ory state of the machine,	C850: C850	68 passkipl		*	
C800: C800:			internal int ller at \$3FE.	errupt, and then calls the user's	C850:10 0C C85E	69	BPL	IRQ7	
C800:				d as follows:	C852:09 0C C854:2C 11 C0	70 71	ORA BIT	#\$C RDLCBNK2	;SET TWO BITS SO RESTORED ; LANGUAGE CARD IS WRITE ENABLED
C800:	13 * D7 =	1 if Ale	ernate zero p	age / stack	C857:10 02 C85B	72	BPL	IRO6	BRANCH IF NOT PAGE 2 OF \$D000
C800: C800:			store and pa	ige 2	C859:49 06	73	EOR	#\$6	ENABLE READ FOR PAGE 2 ON EXIT
C800:	15 * D5 = 16 * D4 =	1 if Rea			C85B:8D 81 C0	74 IRQ6	STA	ROMIN	
C800:			. enabled		C85E:2C 16 C0 C861:10 0D C870	75 IRQ7 76	BIT BPL	RDALTZP IRQ8	;LASTAND VERY IMPORTANT! ; UNLESS IT IS NOT ENABLED
C800:			. and \$D000		C863:BA	77	TSX	INYO	; SAVE CURRENT STACK POINTER
C800: C800:			. and \$D000 ernate rom h		C864:8E 01 01	78	STX	\$101	AT BOTTOM OF STACK
C800:	20 * D0 = 21 *	I II AIC	ernate rom r	ank	C867:AE 00 01	79	LDX	\$100	;GET MAIN STACK POINTER
C800:		hanges in	the interru	pt handler are marked with a +	C86A:9A C86B:8D 08 C0	80 81	TXS STA	SETSTDZP	
C800:	23 *	-	-	•	C86E:09 80	82	ORA	#\$80	
C800: C800:4C 9E C1	24 *******			*****	C870:B0 35 C8A7	83 IRQ8	BCS	GOBREAK	
C803: C803			plinit *	;Pascal 1.0 Initialization ;+	C872:48	84	PHA		
C803:B8	27	CLV		;+ V=0 for main bank	C873:A9 C8 C875:48	85 86	LDA PHA	# <irqdone< td=""><td></td></irqdone<>	
C804: C804		520	*	;+ Entry pt from other bank assumes V=1	C876:A9 7F	87	LDA	#>IRQDONE	; SAVE RETURN IRQ ADDR
C804:48 C805:DA	29 30	PHA PHX		;+ Save A on stack, not \$45 ;+ X too	C878:48	88	PHA	-	<ul> <li>Consideration and a statements</li> <li>Second Statements</li> </ul>
C806:BA	31	TSX		;+ X too ;+ Save stack pointer	C879:A9 04	89	LDA	<b>#</b> 4	; SO WHEN INTERRUPT DOES RTI
C807:68	32	PLA		;+ Skip past X	C87B:48 C87C:6C FE 03	90 91	P HA JMP	(\$3FE)	; IT RETURNS TO IRQDONE. ; PROCESS EXTERNAL INTERRUPT
C808:68	33	PLA		;+ And A		· ·	011	(4012)	TROODE BRIDANE TRIDANCE
C809:68 C80A:9A	34 35	PLA TXS		;+ Here is the status Oh boy! ;+ Fix the stack pointer	1000				
C80B:5A	36	PHY		Save Y too	C87F: C87F:	93 * The us 94 * BEWARE		II returns her	e
C80C:AE 66 C0	37		MOUX1	;Get mouse info	C87F:			t be reenabled	with a LDA romin
C80F:AC 67 C0	38		MOUY1	As soon as we can	C87F:				ite protected, it still is
C812:D8 C813:29 10	39 40	CLD	#\$10	;+ No decimal mode please ;+ Test break bit	C87F:			write enabled,	
C815:C9 10	41		#\$10	;+ C=1 if break. V unchanged	C87F: C87F:	98 * if i 99 * The r	t was	being write en	abled ( 2 ldas), it still will be INC because some of the switches are read
C817:AD 18 C0	42		RD80COL	TEST FOR 80-STORE WITH	C87F:				ust be an INC abs, x since both the 6502 and
C81A:2D 1C C0 C81D:29 80	43 44		RDPAGE2 #\$80	; PAGE 2 TEXT. ; MAKE IT ZERO OR \$80	C87F:	101 * the 6	5C02 d	two reads be	fore the write (for different reasons).
C81F:F0 05 C826	45		IRO2	; MARE II LERO OK \$60	C87F:AD 81 C0	102 IRQDONE		ROMIN	;+ Did some clown bank out the rom?
C821:8D 54 C0	46		TXTPAGE1		C882:68 C883:10 07 C88C	103 IRQLCOK	PLA BPL	IRQDN1	;Recover machine state ;Branch if main zp was active
C824:A9 40	47		#\$40	;SET PAGE 2 RESET BIT.	C885:8D 09 C0	105	STA	SETALTZP	, branch if main sp was accive
C826:50 02 C82A C828:09 01	48 IRQ2 49		IRQ21 #01	;+ Which Rombank? ;+ Mark other bank	C888:AE 01 01	106	LDX	\$101	;Restore alternate stack pointer
C82A:2C 13 C0	50 IRQ21		RDRAMRD	, Park other bank	C88B:9A C88C:A0 06	107 108 IRQDN1	TXS LDY	#\$06	;+ Y = index into table of switches
C82D:10 05 C834			IRQ3	; BRANCH IF MAIN RAM READ	C88E:10 06 C896		BPL	# SUB IRODN3	;+ I = Index Into table of switches ;+ Branch if no change
C82F:8D 02 C0	52		RDMAINRAM	; ELSE, SWITCH IT IN	C890:BE 86 CF	110	LDX	IRQTBLE, Y	;+ Get soft switch address
C832:09 20 C834:2C 14 C0	53 54 IRO3		#\$20 RDRAMWRT	; AND RECORD THE EVENT! ;DO THE SAME FOR RAM WRITE.	C893:FE 00 C0	111	INC	\$C000,X	;+ Hit the switch. No page cross!!!
C837:10 05 C83E	55		IRQ4	, so the stell for her write.	C896:88 C897:30 03 C89C	112 IRQDN3	DEY BMI	IRODN4	;+ Branch if all done
C839:8D 04 C0	56		WRMAINRAM		C899:0A	113	ASL	A A	;Get next bit to check
C83C:09 10 C83E:B0 08 C848	57 58 IRQ4		#\$10 IRO5	· Branch if brack	C89A:D0 F2 C88E	115	BNE	IRQDN2	;+ Fall through if all done
C83E:B0 08 C848	58 1KQ4 59	BCS PHA	τĸΩο	;Branch if break ;Save machine states so far	C89C:0A	116 IRQDN4	ASL	A	+ C = 1 if other rom bank
C841:20 BB C7	60		SWMINT	;+ Go Test Mouse & ACIA	C89D:0A	117	ASL	A	;+

15 IRQBUF	Serial & Keyboard 1	buffering	20-OCT-86 06:41 PAGE 39	15 IRQBUF	Keyboard buffe	ring		20-OCT-86 06:41 PAGE 40
C89E:7A C89F:FA C8A0:68 C8A1:B0 01 C8A C8A3:40 C8A4:4C 80 C7	118 PLY 119 PLX 120 PLA 121 BCS 122 RTI 123 IRQDN5 JMP	IRQDN5 SWRTI	<pre>&gt; RESTORE ALL REGISTERS ;+ Which rom bank? ;DO THE REAL RTI! ;+ Go back to the other bank</pre>	CSCC: CSCC: CSCC: CSCC: CSCC: CSCC: CSCC: CSCC: CSCC:	163 * board fr 164 * Type-a 165 * repeat k 166 * auto-rep 167 * repeated	om bu head eypre eat t char nus f	ffers or direc buffering only sses. When a he buffer is f acters are ret lag is used to	occurs for non auto- key is pressed for irst emptied, then the
C8A7:30 20 C8C C8A9:89 09 C8A8:F0 1C C8C C8AD:29 FE C8AF:48 C8B0:BA C8B1:66 C8B2:66 C8B2:66 C8B3:68 C8B3:68 C8B4:66 C8B5:68 C8B5:68 C8B5:7A C8B8:C0 C1 C8B8:C0 01 C8B8:20 08 C8B2:7A	128 * if the BRK h 129 * some fool ma	a braek instruc appened in the y have hit the by two, the main nk he wanted to	ction has occurred, we check alternate rom bank. If it has, rom switch by accident and the PC is in rom is switched in and we resume o go	C&CC:AD 00 C0 C&CF:10 04 C&D5 C&D1:BD 10 C0 C&D5:20 E6 C& C&D5:20 E6 C& C&D5:20 FA C&D4 C&D5:20 FA C&D4 C&D5:20 FA C&D4 C&D5:40 FA C&D4 C&D5:40 FA C&D4 C&D5:20 FF C7 C&E2:7A C&E2:7A C&E2:7A C C&E2:7A C C&E2:7A C C&E5:60 C&E5:60 C&E5:60 C&E5:48 C&EE:48 C&EE:48 C&EE:48 C&EE:48 C&EE:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48 C&EF:48	173 174 175 XNOKEY 177 XRDKBD 178 179 180 181 182 183 184 185 187 XBITKBD 188 189 ; 190 191 192 193 194	LDA BPL STA RTS BPL LDY LDY DRA PLY ORA RTS BIT LDA CMP PHA LDA CMP PHA PLA PLA PLA PLA RTS SEC CMP CMP CMP CMP CMP CMP CMP CMP CMP CM	KBD XRDKBD KBDSTRB XNOKEY XNKBD1 #\$80 SWGETB #0 TYP HED XBKB2 TRKEY TWKEY XBKB1	<pre>;test keyboard directly ;loop if buffered since test. ;Clear keyboard strobe. ;Minus flag indicates valid character ;is keyboard input ready? ;Branch if not. ;Branch if direct KBD input. ;Save Y ;Y=\$80 for keyboard buffer ;Get data from buffer ;Get data from buffer ;Set minus flag ;This routine replaces "BIT KBD" ; instructions so as to function with type-ahead ;anticipate data in buffer is ready ;save carry and minus flags ;preserve accumulator ;is there data to be read? ;branch if type-ahead buffer empty ;Carry and minus flag already set. ;restore ACC and Status ;test KBD Directly ;indicate direct test</pre>
Laly:46 47 FA	ις, τουσα	ALMDAA	, w w the stear	C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C900: C9	207 * 208 * PADDLE ; 209 * This ro 210 * the pad 211 * 212 ******** 213 mpaddle 214 215	patch utine dle i:	returns the mo f the mouse is moumode #01 pdon vblclr	ouse position instead of on

15 IRQBUF	Keyboard buff	ering		20-OCT-86 06:41	PAGE 41	16 MINI		65C02 I	Mini asser	nblei	r	20-OCT-86 06:41 PAGE 42
											*****	
C90A:4C 21 FB	218	jmp	\$FB21			C91D:			********		************	
C90D: C90D	219 pdon	equ	*			C91D:		4 *				
C90D:E0 01	220	срх	#1	:C=1 if X=1		C91D:		5 * 1	Apple //c	Min	i Assembler	
C90F:6A	221	ror	A	;A=80 or 0		C91D:		6 *				
	222		n	, N-OU OI U		C91D:			Got mnemo	nic.	check address	mode
C910:A8		tay		Out Mak hada		C91D:		8 *		,		
C911:B9 7F 05	223	lda	mouxh, y	;Get high byte							************	
C914:F0 02 C918	224	beq	pdok			C91D:						
C916:A9 FF	225	lda	#SFF			C91D:20 3B	CA	10 AM			NNBL	;get next non-blank
C918:19 7F 04	226 pdok	ora	mouxl,y			C920:84 34		11			YSAV	;save Y
C91B:A8	227	tay	•••			C922:DD BA	F9	12	C	P	CHAR1,X	
C91C:60	228	rts				C925:D0 13		13	BI	NE.	AMOD2	
C91D:	53		de mini	;Mini assembler &	sten routines	C927:20 3B		14	J	SR	NNBL	;get next non-blank
C91D:	33	THCTU	de mini	, MINI assembler .	step fourthes	C92A:DD B4		15	C		CHAR2, X	
						C92D:F0 0D		16		EQ	AMOD3	
								17		DA	CHAR2, X	;done yet?
						C92F:BD B4						Juone yet:
						C932:F0 07	C93B	18		EQ	AMOD4	15
						C934:C9 A4		19	C		#\$A4	;if "\$" then done
						C936:F0 03	C93B	20		EQ	AMOD4	
						C938:A4 34		21		DY	YSAV	;restore Y
					1	C93A:18		22 AM		LC		
						C93B:88		23 AM		EY		
					1	C93C:26 44		24 AM		OL	A5L	;shift bit into format
								25		PX	#\$03	DALLE DIE LAGE LELLE
						C93E:E0 03	0040			NE	AMOD6	
						C940:D0 0D		26				
						C942:20 A7	F.F.	27		SR	GETNUM	
						C945:A5 3F		28		DA	A2H	;get high byte of address
						C947:F0 01	C94A	29	B	EQ	AMOD5	;=>
						C949:E8		30	I	XX		
						C94A:86 35		31 AM	IOD5 S'	TX	YSAV1	
						C94C:A2 03		32		DX	#\$03	
						C94E:88		33		EY		
								34 AM		TX	A1H	
						C94F:86 3D					AID	
						C951:CA		35		EX		
						C952:10 C9	C91D	36		PL	AMOD1	
						C954:60		37	R	TS		
								39 *				
						C955:		40 *				
						C955:		40 -				alabius addresses
					8	C955:			carculate	011	set byte for r	elative addresses
						C955:		42 *				
					I	C955:E9 81		43 RE		BC	#\$81	;calc relative address
						C957:4A		44		SR	A	
						C958:D0 14	C96E	45		NE	GOERR	;bad branch
						C95A:A4 3F		46	L	DY	A2H	
						C95C:A6 3E		47		DX	A2L	
						C95E:D0 01	C961	48		NE	REL1	
						C960:88		49		EY		;point to offset
						C961:CA		50 RE		EX		;displacement - 1
								50 KE		XA		furpracement 1
						C962:8A						
						C963:18		52		LC	2.07	with so at augurant BCI
						C964:E5 3A		53		BC	PCL	; subtract current PCL
						C966:85 3E		54		TA	A2L	; and save as displacement
						C968:10 01	C96B	55		PL	REL2	; check page
						C96A:C8		56	I	NY		
					1	C96B:98		57 RE		YA		;get page
					1	C96C:E5 3B		58		BC	PCH	; check page
					1	0,00,00,00						

16 MINI	65C02 Mini as	semble	er	20-OCT-86 06:41 PAGE 43	16 MINI		65C02 Mini as	semble	r	20-OCT-86 06:41 PAGE 44
C96E:D0 57 C9C7	59 GOERR	BNE	MINIERR	;display error	C9CA:AA		117	TAX		
C970:	60 *	DNL	FILLERK	, display erior			118 ERR3	EOU	*	
C970:		at must	ion to momory		C9CB:20 4A F9		119	JSR	PRBL2	
C970:	62 *	ISCIUC	ion to memory		C9CE:A9 DE		120	LDA	#\$DE	;^ to point to error
		TOV	TENOT	;get instruction length	C9D0:20 ED FD		121	JSR	COUT	,,
C970:A4 2F	63 MOVINST	LDY	LENGTH		C9D3:20 3A FF		122	JSR	BELL	;Beep cause we're mad
C972:B9 3D 00	64 MOV1	LDA	A1H,Y	;get a byte	C9D6:80 AE C980			BRA	GETINST1	try again
C975:91 3A	65	STA	(PCL),Y	;and move it	C9D8:		124 *	DIM	GHINDII	ferf ugurn
C977:88	66	DEY			C9D8:			line o	finnut Ifr	prefaced with " ", decode
C978:10 F8 C972	67	BPL	MOV1		C9D8:					command. Otherwise parse
C97A:	68 *				C9D8:				efore decoding	
C97A:	69 * Display	insti	ruction		C9D8:		127 * nex au	1622 1	erore decouring	milemonite.
C97A:	70 *						129 DOINST	JSR	ZMODE	clear mode:
C97A:20 48 F9	71	JSR	PRBLNK	;print blanks to make ProDOS work	C9D8:20 C7 FF		130	LDA	\$200	; get first char in line
C97D:20 1A FC	72	JSR	UP	;move up 2 lines	C9DB:AD 00 02		130	CMP	\$200 #\$A0	; if blank,
C980:20 1A FC	73	JSR	UP		C9DE:C9 A0 C9E0:F0 12 C9F4			BEO	DOLIN	;=>go attempt disassembly
C983: C983	74 DISLIN	EQU	*		C9E0:F0 12 C9F4 C9E2:C9 8D	4	132	CMP	#\$8D	; is it return?
C983:20 C4 C5	75	JSR	SHOWINST	;Display line & get next instruction					GETI1	;=>no, continue
C986: C986	76 GETINST1		*	;Get the next instruction	C9E4:D0 01 C9E			BNE RTS	GEIII	;else return to Monitor
C986:A9 A1	77	LDA	#\$A1	;! for prompt	C9E6:60		135	RIS		ferse recurn to Monitor
C988:85 33	78	STA	PROMPT		C9E7:		136 *	TOD	GETNUM	;parse hexadecimal input
C98A:20 67 FD	79	JSR	GETLNZ	;Get a line	C9E7:20 A7 FF		137 GETI1	JSR		; look for "ADDR:"
C98D:80 49 C9D8	80	BRA	DOINST	;Go do the instruction	C9EA:C9 93		138	CMP	#\$93 ERR2	;no ":", display error
C98F:	81 *						139 GOERR2	BNE	ERRZ	X nonzero if address entered
C98F:				known opcodes with	C9EE:8A		140	TXA	ERR2	;no "ADDR", display error
C98F:		e type	l in until a ma	atch is found	C9EF:F0 D8 C9C			BEQ	ERRZ	; no "ADDR", display ellor
C98F:	84 *				C9F1:		142 *	Tan	110010	amoun address to DC
C98F:A5 3D	85 GETOP	LDA	A1H	;get opcode	C9F1:20 78 FE		143	JSR	A1PCLP	;move address to PC ;get starting opcode
C991:20 8E F8	86	JSR	INSDS2	;determine mnemonic index	C9F4:A9 03		144 DOLIN	LDA	#\$03	
C994:AA	87	TAX		;X = index	C9F6:85 3D		145	STA	A1H	; and save
C995:BD 00 FA	88	LDA	MNEMR, X	;get right half of index	C9F8:20 3B CA		146 NXTCH	JSR ASL	NNBL A	;get next non-blank ;validate entry
C998:C5 42	89	CMP	A4L	;does it match entry?	C9FB:0A		147		A #SBE	; validate entry
C99A:D0 21 C9BD	90	BNE	NXTOP	;=>try next opcode	C9FC:E9 BE		148	SBC		
C99C:BD C0 F9	91	LDA	MNEML, X	;get left half of index	C9FE:C9 C2		149	CMP	#\$C2	-> flog had magnesig
					CA00:90 C7 C9C	:9	150	BCC	ERR2	;=>flag bad mnemonic
C99F:80 0C C9AD	93	bra	plskip	;Skip past pascal stuff	CA02:		151 *		. f	
C9A1: 0009	94	ds	\$C9AA-*,0	;Hello I'm the pascal 1.0 entry point	CA02:		152 * Form mi 153 *	iemon10	for later co	aparison
C9AA:4C B4 C1	95	jmp	plwrite	;Just getting in the way	CA02:			101		
C9AD: C9AD	96 plskip	equ	*		CA02:0A		154	ASL ASL	A	
					CA03:0A		155	LDX	A #S04	
C9AD:C5 43	98	CMP	A4H	; does it match entry?	CA04:A2 04		156	ASL	#504 A	
C9AF:D0 0C C9BD	99	BNE	NXTOP	;=>no, try next opcode	CA06:0A		157 NXTMN 158	ROL	A A4L	
C9B1:A5 44	100	LDA	A5L	; found opcode, check address mode	CA07:26 42		159	ROL	A4E	
C9B3:A4 2E	101	LDY	FORMAT	;get addr. mode format for that opcode	CA09:26 43		160	DEX	A4D	
C9B5:C0 9D	102	CPY	#\$9D	; is it relative?	CAOB:CA	10	161	BPL	NXTMN	
C9B7:F0 9C C955	103	BEQ	REL	;=>yes, calc relative address		10	162	DEC	AIH	decrement mnemonic count
C9B9:C5 2E	104	CMP	FORMAT	;does mode match?	CAOE:C6 3D	10	162	BEO	NXTMN	, decrement innemonite counc
C9BB:F0 B3 C970	105	BEQ	MOVINST	;=>yes, move instruction to memory			163	BPL	NXTCH	
C9BD:C6 3D	106 NXTOP	DEC	A1H	;else try next opcode		0	165	LDX	#\$5	; index into address mode tables
C9BF:D0 CE C98F		BNE	GETOP	;=>go try it	CA14:A2 05			JSR	AMOD1	do this elsewhere
C9C1:E6 44	108	INC	ASL	;else try next format	CA16:20 1D C9		166 167	LDA	AMODI A5L	; get format
C9C3:C6 35	109	DEC	YSAV1		CA19:A5 44			ASL	ADL	, yet totmat
C9C5:F0 C8 C98F	110	BEQ	GETOP	;=>go try next format	CA1B:0A		168		A A	
C9C7:	111 *				CA1C:0A		169	ASL		
C9C7:				caret, beep, and fall	CA1D:05 35		170	CMP	YSAV1 #\$20	
C9C7:	113 * into th	ne min:	l-assembler.		CA1F:C9 20		171		#\$20 AMOD7	
C9C7:	114 *		1000000000000			29	172	BCS		reat our format
C9C7:A4 34	115 MINIERR	TDA	YSAV	;get position	CA23:A6 35		173	LDX	YSAV1	;get our format
C9C9:98	116 ERR2	TYA			CA25:F0 02 CA2	29	174	BEQ	AMOD7	

16 MINI	65C02 Mini ass	semble	er	20-OCT-86 06:41 PAGE 45	1	16 MINI		65C02 Mini as	semble	er	20-OCT-86 06:41 PAGE 46
CA27:09 80	175	ORA	#\$80			CA43:		196 *******	*****	***********	****
CA29:85 44	175 176 AMOD7	STA	4500 A5L	;update format		CA43:		197 *			
CA2B:84 34		STY	YSAV	;update position		CA43:		198 * Step a	nd trad	ce routines	
CA2D:B9 00 02		LDA	\$0200,Y	;get next character		CA43:		199 *			
CA30:C9 BB		CMP	#\$BB	; is it a ";"?		CA43:		200 *******	*****	***********	*****
CA32:F0 04 CA38		BEQ	AMOD8	;=>yes, skip comment			CA43	201 step	equ	*	
CA34:C9 8D		CMP	#\$8D	; is it carriage return		CA43:2C 61 C0		202	bit	butn0	;Open apple = slow step
CA36:D0 B4 C9EC		BNE	GOERR2	, 10 10 unitago 10001.					bpl	xqnobt0	
CA38:4C 8F C9		JMP	GETOP	;get next opcode		CA48:A2 07		204	ldx	ŧ7	;Wait about a second
	105 111050	0111	02101	/get none operation		CA4A:20 A8 FC		205 xqwait	jsr	wait	
						CA4D:CA		206	dex		
						CA4E:DO FA	CA4A	207	bne	xqwait	
CA3B:	185 *********	*****	**********	*****		CA50:2C 62 CO		208 xqnobt0	bit	butn1	
CA3B:	186 *				2	CA53:30 51	CAA6		bmi	xbrk	;Closed apple = break
CA3B:	187 * NNBL - G	Gets a	a non blank ch	aracter for the mini assembler	1	CA55:20 75 FE		210	jsr	alpc	; If user specified an address, move it
CA3B:	188 *					CA58:18		211	clc		
CA3B:	189 ********	*****	**********	*****		CA59:20 0D CB		212	jsr	godsp	;Disassemble one instruction
CA3B: CA3E	190 nnbl	equ	*			CA5C:68		213	pla		;At (PCL,H)
CA3B:20 B4 C5	191	jsr	getup	;Get next upshifted character		CA5D:85 2C		214	sta	rtnl	;Adjust to user stack
CA3E:C9 A0	192	cmp	#\$A0	;Blank?		CA5F:68		215	pla		
CA40:F0 F9 CA3E	193	beq	nnbl		1	CA60:85 2D		216	sta	rtnh	;Save return address
CA42:60	194	rts				CA62:A2 08		217	ldx	\$08	
						CA64:BD 04 CB		218 xqinit	lda	initbl-1,x	;Init XEQ area
					1	CA67:95 3C		219	sta	xqt,x	
						CA69:CA		220	dex		
							CA64		bne	xqinit	
						CA6C:A1 3A		222	lda	(pcl,x)	a 1.3.163
							CAA6		beq	xbrk	;Special if break
						CA70:A4 2F		224	ldy	length	
						CA72:C9 20		225	cmp	#\$20	איייט און איייט
							CAC0		beq	xjsr	;Do JSR, RTS, JMP, JMP (), JMP (,X), RTI
						CA76:C9 60		227	cmp	#\$60	
							CABO		beq	xrts #\$4C	
						CA7A:C9 4C CA7C:F0 4A	CAC8	229	cmp beg		
						CA7E:C9 6C	CALO	230	cmp	xjmp ∦\$6C	
							CAC9		beg	xjmpat	
						CA82:C9 7C	ChC J	233	cmp	#\$7C	
							CAE3		beg	xjmpatx	
						CA86:C9 40	01113	235	cmp	#\$40	
							CAAC		beg	xrti	
						CA8A:C9 80		237	cmp	#\$80	;Make bra turn into bpl
							CA90		bne	xgntbra	• SAME 12: 1 1 1
						CA8E:A9 10		239	lda	#\$10	
						CA90:29 1F		240 xgntbra	and	#\$1F	
						CA92:49 14		241	eor	#\$14	
						CA94:C9 04		242	cmp	#\$04	
						CA96:F0 02	CA9A	243	beq	xq2	;Copy user inst to xeq area
						CA98:B1 3A		244 xq1	lda	(pcl),y	;Change rel branch
					1	CA9A:99 3C 00	К	245 xq2	sta	xqt,y	;displacement to 4 for jmp to branch
						CA9D:88		246	dey		;or jump to nbranch
							CA98		bpl	xq1	
	-					CAA0:20 3F FF		248	jsr	restore	Restore user reg contents
						CAA3:4C 3C 00		249	jmp	xqt	;Xeq user op from ram
						CAA6:A9 64		250 xbrk	lda	#>mon-1	;Print registers and go to monitor
						CAA8:A2 FF		251	ldx	# <mon−1< td=""><td>Disclay was f as to position</td></mon−1<>	Disclay was f as to position
							CAD 9		bra	rtnjmp2	;Display regs & go to monitor
						CAAC:18		253 xrti	clc		
					1						

16 MINI	65C02 Mini asse	embler	20-OCT-86 06:41 PAGE 47	16 MINI	65C02 Mini as	ssembler	20-OCT-86 06:41 PAGE 48
CAAD:68 CAAE:85 48 CAB0:68	254 p 255 s 256 xrts p	ola sta status ola	;Simulate rti by getting status ;from stack then doing rts -;Pop PC.(not pc - 1)!	CB05:EA CB06:EA CB07:4C FF CA CB0A:4C F1 CA	312 initbl 313 314 315	nop nop jmp nbrnch jmp branch	
CAB1:85 3A CAB3:68 CAB4:85 3B CAB6:A5 2F	258 p 259 pcinc2 s 260 pcinc3 l	sta pcl pla sta pch lda length	;Update Pc by 1 (Len = 0) ;Update pc by length	CBOD:		,	*****
CAB8:20 56 F9 CABB:84 3B CABD:18 CABE:90 11 CAD CAC0:18	262 s 263 c 264 b	jsr pcadj3 sty pch slc scc newpcl slc		CBOD: CBOD: CBOD: CBOD:	320 * C = 0 : 321 * C = 1 :	instruction display register display	display routine and fixes hooks
CAC1:20 54 F9 CAC4:5A CAC5:48 CAC6:A0 02	266 267 g 268 g 269 j	jsr pcadj2 phy pha Ldy #\$02	;Push pc onto stack for jsr	CB0D: CB0D: CB0D: CB0D: CB0D: CB0D CB0D:A5 36	323 * 324 *******	y step and trace ************************************	*****
CAC8:18 CAC9:B1 3A CACB:AA CACC:88 CACD:B1 3A	271 xjmpat 1 272 t 273 d	clc Ida (pcl),y cax dey Ida (pcl),y	;Load pc for jmp, (jmp) simulate	CB0F:48 CB10:A5 37 CB12:48 CB13:A9 F0	327 328 329 330	pha lda cswh pha lda <b>#</b> >cout1	;Save output hook
CACF:86 3B CAD1:85 3A CAD3:B0 F3 CAC CAD5:A6 2D	275 s 276 newpcl s 277 k 278 rtnjmp 1	stx pch sta pcl pcs xjmp ldx rtnh		CB15:85 36 CB17:A9 FD CB19:85 37 CB1B:B0 05 CB22 CB1D:20 D0 F8	331 332 333 334 335	sta cswl lda ∦ <cout1 sta cswh bcs godreg jsr instdsp</cout1 	;Which display?
CAD7:A5 2C CAD9:DA CADA:48 CADB:A9 27 CADD:85 24	280 rtnjmp2 g 281 g 282 j	lda rtnl phx pha lda #39 sta ch	;Move over	CB20:80 03 CB25 CB22:20 DA FA CB25:68 CB26:85 37	336 337 godreg 338 goddone 339	bra goddone jsr rgdspl pla sta cswh	
CADD:35 24 CADF:38 CAE0:4C 0D CB CAE3:18 CAE4:A5 3A	284 s 285 286 xjmpatx d	sec jmp godsp clc lda pcl	;JMP (,X) ;Add x to address	CB28:68 CB29:85 36 CB2B:60 CB2C:	340 341 342 54	pla sta cswl rts INCLUDE SCROLLING	;More Video stuff @\$CB30
CAE6:65 46 CAE8:85 3A CAEA:90 02 CAE CAEC:E6 3B	288 a 289 s E 290 h	adc xreg sta pcl bcc xjxnoc inc pch					
CAF1:18 CAF2:A0 01	9 293 h 294 branch 6 295	sec bra xjmpat clc ldy #\$01	;C = 1 for indirect jump ;Branch taken ;Add len+2 to PC				
CAF4:B1 3A CAF6:20 56 F9 CAF9:85 3A CAFB:98	297 298 299 t	lda (pcl),y jsr pcadj3 sta pcl tya					
CAFC:38 CAFD:B0 B5 CAB CAFF:20 4A FF CB02:38 CB03:B0 B1 CAB	4 301 1 302 nbrnch 303 9	sec bcs pcinc2 jsr save sec bcs pcinc3	;Normal return from xeq ;Go update PC				
CB05: CB05: CB05: CB05: CB05:	306 ********** 307 *	******	<ul> <li>good be-endowed back</li> </ul>				
CB05: CB05: CB05: CB05:	309 * when step 310 *	pping and tracing					

17 SCROLLING		Apple //c Vid	1eo 11	rmware	20-OCT-86 06:41 PAGE 49	17 SCROLLING		Apple //c Vid	leo fin	rmware	20-OCT-86 06:41 PAGE 50
CB2C: CB2C:	0004	3 ;align th 4		r fools with il .\$CB30-*.0	legal entry points	CB86:B0 31 CI CB88:	BB 9	61 62 *	BCS	SCRL3	;yes! clear bottom line, exit
CB30:		5 *				CB88:8D 78 05		63 SETSRC	STA	TEMPA	;save new current line
CB30:		6 * SCROLLI	T scr	olls the screen	either up or down, depending	CB8B:20 24 FC		64	JSR	VTABZ	;get base for new current line
CB30:					lls within windows with even	CB8E:AC F8 05		65	LDY	TEMPY	;get width for scroll
CB30:					d 80 columns. It can scroll	CB91:28		66	PLP		;get status for scroll
CB30:		9 * windows	down	to 1 character	s wide.	CB92:08		67	PHP		;N=1 if 80 columns
CB30:		10 *				CB93:10 1F CH	BB4	68	BPL	SKPRT	;=>only do 40 columns
CB30:DA		11 SCROLLDN	PHX		;save X	CB95:AD 55 CO		69	LDA	TXTPAGE2	;scroll aux page first (even bytes)
CB31:A2 00		12	LDX	#0	direction = down	CB98:98		70	TYA		;test Y
CB33:80 03	CB38	13	BRA	SCROLLIT	:do scroll		BA2	71	BEQ	SCRLFT	; if Y=0, only scroll one byte
CB35:		14 *				CB9B:B1 28		72 SCRLEVEN	LDA	(BASL),Y	
CB35:DA		15 SCROLLUP	PHX		;save X	CB9D:91 2A		73	STA	(BAS2L),Y	
CB36:A2 01		16	LDX	#1	;direction = up	CB9F:88		74	DEY		
CB38:A4 21		17 SCROLLIT	LDY	WNDWDTH	;get width of screen window		B9B	75	BNE	SCRLEVEN	;do all but last even byte
CB3A:2C 1F CO		18	BIT	RD80VID	; in 40 or 80 columns?		BA8	76 SCRLFT	BVS	SKPLFT	;odd left edge, skip this byte
CB3D:10 18		19	BPL	GETST	;=>40, determine starting line	CBA4:B1 28		77	LDA	(BASL),Y	
CB3F:8D 01 C0		20	STA	SET80COL	;make sure this is enabled	CBA6:91 2A		78	STA	(BAS2L),Y	
CB42:98		21	TYA		;get WNDWDTH for test	CBA8:AD 54 C0		79 SKPLFT	LDA	TXTPAGE1	;now do main page (odd bytes)
CB43:4A		22	LSR	A	; divide by 2 for 80 column index	CBAB:AC F8 05 CBAE:B0 04 CE	DD 4	80	LDY BCS	TEMPY SKPRT	;restore width
CB44:A8		23	TAY		; and save	CBB0:B1 28	554	82 SCRLODD	LDA	(BASL), Y	;even right edge, skip this byte
CB45:A5 20 CB47:4A		24 25	LDA	WNDLFT	;test oddity of right edge	CBB2:91 2A		83	STA	(BAS2L), Y	
CB48:B8		25	CLV	A	;by rotating low bit into carry ;V=0 if left edge even	CBB4:88		84 SKPRT	DEY	(DUDED) 1	
	CB4E	27	BCC	CHKRT	;=>check right edge		BBO	85	BPL	SCRLODD	
CB4B:2C C1 CB		28	BIT	SEV1	;V=1 if left edge odd		B6D	86	BRA	SCRLIN	;scroll next line
CB4E:2A		29 CHKRT	ROL	A	restore WNDLFT	CBB9:		87 *			
CB4F:45 21		30	EOR	WNDWDTH	;get oddity of right edge	CBB9:20 A0 FC		88 SCRL3	JSR	CLRLIN	;clear current line
CB51:4A		31	LSR	A	;C=1 if right edge even	CBBC:20 22 FC		89	JSR	VTAB	;restore original cursor line
CB52:70 03	CB57	32	BVS	GETST	; if odd left, don't DEY	CBBF:28		90	PLP		;pull status off stack
	CB57	33	BCS	GETST	; if even right, don't DEY	CBC0:FA		91	PLX		;restore X
CB56:88		.34	DEY		; if right edge odd, need one less	CBC1:60		92 SEV1	RTS		;done!!!
CB57:8C F8 05		35 GETST	STY	TEMPY	;save window width						
CB5A:AD 1F CO		36	LDA	RD80VID	;N=1 if 80 columns						
CB5D:08 CB5E:A5 22		37 38	PHP	WNDTOP	;save N,Z,V						
CB60:E0 00		39	LDA	#NDTOP #0	;assume scroll from top						
	CB67	40	BNE	SETDBAS	;up or down? ;=>up						
CB64:A5 23	0001	41	LDA	WNDBTM	; down, start scrolling at bottom						
CB66:3A		42	DEC	A	; really need one less						
CB67:		43 *			, really need one read						
CB67:8D 78 05		44 SETDBAS	STA	TEMPA	;save current line						
CB6A:20 24 FC		45	JSR	VTABZ	; calculate base with window width						
CB6D:		46 *									
CB6D:A5 28		47 SCRLIN	LDA	BASL	; current line is destination						
CB6F:85 2A CB71:A5 29		48 49	STA LDA	BAS2L BASH							
CB73:85 2B		50	STA	BAS2H	× 1						
CB75:		51 *	SIA	DROZI							
CB75:AD 78 05			LDA	TEMPA	;get current line						
CB78:E0 00			CPX	#0	; going up?						
	CB83	54	BNE	SETUP2	=>up, inc current line						
CB7C:C5 22			CMP	WNDTOP	;down. Reached top yet?						
	CBB9		BEQ	SCRL3	;yes! clear top line, exit						
CB80:3A			DEC	A	;no, go up a line						
CB81:80 05 CB83:1A	CB88		BRA	SETSRC	;set source for scroll						
CB83:1A CB84:C5 23			INC	A WNDBTM	;up, inc current line						
0001.00 20			orit	WADDIN	;at bottom yet?						

17 SCROLLING	Apple //c Vid	leo fin	mware	20-OCT-86 06:41 PAGE 51	17 SCROLLING	Apple //c Vic	ieo fir	mware	20-OCT-86 06:41 PAGE 52
					CC0B:	147 *			
CBC2:	94 *				CCOB:		IPT is	used by Pascal	l to display the cursor. Pascal
CBC2:	95 * DOCLR i	is call	ed by CLREOL.	It decides whether	CCOB:				on the screen at all times. It
CBC2:		a (quic	k) 40 or 80 co	lumn clear to end of line.	CCOB:	150 * is floo	stingly	removed while	a character is displayed, then
CBC2:	97 *				CC0B:	151 * nromot]	ly rodi	enlaved (TL	-F and CTL-E, respectively,
CBC2:2C 1F CO	98 DOCLR	BIT	RD80VID	;40 or 80 column clear?	CCOB:	152 * dicable	a and a	mahle dienlay	of the cursor when printed using
CBC5:30 13 CBDA	99	BMI	CLR80	;=>clear 80 columns	CCOB:				(PWRITE). Screen I/O is
CBC7:91 28	100 CLR40	STA	(BASL), Y		CCOB:				the cursor is disabled. This
CBC9:C8	101	INY			CCOB:				scal 1.2 and later.
CBCA:C4 21	102	CPY	WNDWDTH		CCOB:	156 *	5 19 90	ipported by rad	stal 1.2 and later.
CBCC:90 F9 CBC7	103	BCC	CLR40		CCOB:AD FB 04	157 PASINVER		VMODE	;Called by pascal to
CBCE:60	104	RTS			CCOE:29 10	158	AND	#M.CURSOR	;display cursor
CBCF:	105 *				CC10:D0 0A CC1C	159	BNE	INVX	:=>cursor off, don't invert
CBCF : DA	106 CLRHALF	PHX		;clear right half of screen		160 INVERT	EQU	*	, , , , , , , , , , , , , , , , , , , ,
CBD0:A2 D8	107	LDX	#\$D8	; for SCRN48	CC12:20 1D CC	161	JSR	PICKY	; load Y and get char
CBD2:A0 14	108	LDY	<b>#</b> 20		CC15:48	162	PHA	TIONI	, total I and got the
CBD4:A5 32	109	LDA	INVFLG		CC16:49 80	163	EOR	#\$80	FLIP INVERSE/NORMAL
CBD6:29 A0	110	AND	#\$A0		CC18:20 B3 C3	164	JSR	STORY	stuff onto screen
CBD8:80 17 CBF1		BRA	CLR2	;=>jump into middle	CC1B:68	165	PLA		for RDCHAR
CBDA:	112 *				CC1C:60	166 INVX	RTS		1202 100000
CBDA:DA	113 CLR80	PHX		;preserve X	CC1D:	167 *			
CBDB:48	114	PHA		; and blank	CC1D:		ifts a	character from	m the screen in either
CBDC:98	115	TYA		;get count for CH	CC1D:				current cursor position.
CBDD:48	116	PHA		; save for left edge check	CC1D:				set is switched in,
CBDE:38	117	SEC		;count=WNDWDTH-Y-1	CC1D:				returned as \$40-\$5F (which
CBDF:E5 21	118	SBC	WNDWDTH		CC1D:				ginally printed to the location).
CBE1:AA	119	TAX		;save CH counter	CC1D:	173 *			
CBE2:98	120	TYA		;div CH by 2 for half pages	CC1D:5A	174 PICKY	PHY		:save Y
CBE3:4A	121	LSR	A		CC1E:20 9D CC	175	JSR	GETCUR	get newest cursor into Y
CBE4:A8	122	TAY			CC21:AD 1F CO	176	LDA	RD80VID	;80 columns?
CBE5:68	123	PLA		;restore original CE	CC24:10 17 CC3D	177	BPL	PICK1	;=>no
CBE6:45 20	124	EOR	WNDLFT	;get starting page	CC26:8D 01 C0	178	STA	SET80COL	; force 80STORE if 80 columns
CBE8:6A	125	ROR	A		CC29:98	179	TYA		
CBE9:B0 03 CBEE		BCS	CLRO		CC2A:45 20	180	EOR	WNDLFT	;C=1 if char in main RAM
CBEB:10 01 CBEE		BPL	CLR0		CC2C:6A	181	ROR	A	;get low bit into carry
CBED:C8	128	INY		; iff WNDLFT odd, starting byte odd	CC2D:B0 04 CC33	182	BCS	PICK2	;=>store in main memory
CBEE:68	129 CLR0	PLA	01.01	; get blankity blank	CC2F:AD 55 CO	183	LDA	TXTPAGE2	;else switch in page 2
CBEF:BO OB CBFC		BCS	CLR1	;starting page is 1 (default)	CC32:C8	184	INY		; for odd left, aux bytes
CBF1:2C 55 C0	131 CLR2	BIT STA	TXTPAGE2 (BASL),Y	;else do page 2	CC33:98	185 PICK2	TYA		;divide pos'n by 2
CBF4:91 28 CBF6:2C 54 C0	132 133	BIT	TXTPAGE1	; now do page 1	CC34:4A	186	LSR	A	
CBF9:E8	134	INX	INITAGEI	, now do page 1	CC35:A8	187	TAY		; and use as offset into line
CBFA:F0 06 CC02		BEQ	CLR3	;all done	CC36:B1 28	188	LDA	(BASL),Y	;pick character
CBFC:91 28	136 CLR1	STA	(BASL), Y	, all done	CC38:8D 54 C0	189	STA	TXTPAGE1	;80 columns, switch in
CBFE:C8	130 CLKI 137	INY	(pupi)) I	: forward 2 columns	CC3B:80 02 CC3F		BRA	PICK3	;skip 40 column pick
CBFF:E8	138	INX		:next CH	CC3D:B1 28	191 PICK1	LDA	(BASL),Y	;pick 40 column char
CC00:D0 EF CBF1		BNE	CLR2	; not done yet	CC3F:2C 1E C0	192 PICK3	BIT	ALTCHARSET	;only allow if alt set
CC02:FA	140 CLR3	PLX	CHKE	restore X	CC42:10 06 CC4A		BPL	PICK4	
CC03:60	141	RTS		; and exit	CC44:C9 20	194	CMP	#\$20	
CC04:	142 *			,	CC46:B0 02 CC4A		BCS	PICK4	
CC04:9C FA 05	143 CLRPORT	STZ	TYPRED	;disable typeahead	CC48:09 40	196	ORA	#\$40	
CC07:9C F9 05	144	STZ	EXTINT2	;and external interrupts	CC4A:7A	197 PICK4	PLY		;restore real Y
CCOA:60	145	RTS			CC4B:60	198	RTS		
					CC4C:	199 *	n	laws aither -	abaskarbaard murgar a solid
					CC4C:	200 * SHOWCU	K alsp	lays either a	checkerboard cursor, a solid
					CC4C:				cursor character, depending
					CC4C:				location. 0=inverse cursor,
					CC4C:				nything else is displayed
					CC4C:	204 * arter	Derug	anded with inv	erse mask.

17 SCROLLING	Apple //c Vio	deo fi	rmware	20-OCT-86 06:41 PAGE 53
CC4C:	205 *			
CC4C:AC FB 07	206 SHOWCUR	LDY	CURSOR	;what's my type?
CC4F:D0 02 CC53		BNE	NOTINV	;=>not inverse
CC51:80 BF CC12		BRA	INVERT	;else invert the char (exit)
CC53:	209 *			
CC53:	210 * Exit w	ith ch	ar in accumulat	tor
CC53:	211 *			
CC53:20 1D CC	212 NOTINV	JSR	PICKY	;get char on screen
CC56:48	213	PHA		;preserve it
CC57:8D 7B 07	214	STA	NXTCUR	;save for update
CC5A:98	215	TYA		;test for checkerboard
CC5B:C8	216	INY		
CC5C:F0 0D CC6B	217	BEQ	NOTINV2	;=>checkerboard, display it
CC5E:7A	218	PLY		;test char
CC5F:5A	219	PHY		
CC60:30 09 CC6B		BMI	NOT INV2	;don't need inverse
CC62:AD 1E CO	221	LDA	ALTCHARSET	;mask = \$7F if alternate
CC65:09 7F	222	ORA	#\$7F	; character set,
CC 67:4A	223	LSR	A	;\$3F if normal char set
CC68:2D FB 07	224 NOTINV1	AND	CURSOR	; form char to display
CC6B:20 B3 C3	225 NOTINV2	JSR	STORY	; and display it
CC 6E:68	226	PLA		restore real char
CC 6F: 60	227	RTS		
CC70:	228 *			
CC70:	229 * The UPC	DATE ro	outine increment	nts the random seed.
CC70:	230 * If a ce	ertain	value is reach	hed and we are in Apple II
CC70:	231 * mode, t	he bli	.nking check c	ursor is updated. If a
CC70:	232 * key has	been	pressed, the c	old char is replaced on the
CC70:		and w	we return with	BMI.
CC70: CC70:	234 *			
CC70:	235 * NOTE: C	.his io	utine used by	COMM firmware!!
CC70:48	237 UPDATE	PHA		teams about
CC71:E6 4E	238	INC	RNDL	;save char ;update seed
CC73:D0 1E CC93		BNE	UD2	; check for key
CC75:A5 4F	240	LDA	RNDH	Check for key
CC77:E6 4F	241	INC	RNDH	
CC79:45 4F	242	EOR	RNDH	
CC7B:29 10	243	AND	#\$10	;need to update cursor?
CC7D:F0 14 CC93		BEQ	UD2	;=>no, check for key
CC7F:AD FB 07	245	LDA	CURSOR	; what cursor are we using?
CC82:F0 OF CC93	246	BEQ	UD2	;=>//e cursor, leave alone
CC84:5A	247	PHY		;+ Save Y
CC85:20 1D CC	248	JSR	PICKY	get the character into A
CC88:AC 7B 07	249	LDY	NXTCUR	get next character
CC8B:8D 7B 07	250	STA	NXTCUR	; save next next character
CC8E:98	251	TYA		
CC8F:20 B3 C3	252	JSR	STORY	;and print it
CC92:7A	253	PLY		;+
CC93:68	254 UD2	PLA		;get real char
CC94:20 E6 C8	255	JSR	XBITKBD	;was a key pressed?
CC97:10 26 CCBF	256	BPL	GETCURX	;=>no key pressed
CC99:4C C3 CF	257 CLRKBD	JMP	CLRKBD2	;+ restore old key look for key and exit
CC9C:EA	258	NOP		;+ Keep code alignedkey
CC 9D:	259 *			
CC 9D:	260 * ON CURS	ORS.	Whenever the h	norizontal cursor position is
CC 9D:	261 * needed,	a cal	l to GETCUR is	done. This is the equivalent
CC 9D:		V CD	This roturns	the current cursor for II and
	262 * OF a LD	'i ch.	THIS TECUTINS	the current cursor for it and

17 SCROLLING	Apple //c Video	firmware	20-OCT-86 06:41 PAGE 54
CC 9D:	263 * //e mode,	which may have bee	en poked as either CH or OURCH.
CC 9D:	264 *		
CC9D:	265 * It also f	orces CH and OLDCH	to 0 if 80 column mode active.
CC 9D:			BASL),Y from trashing non screen
CC9D:		t works just like t	the //e.
CC 9D:	268 *		
CC9D:	269 * All routi	nes that update the	e cursor's horizontal position
CC9D:			the newest value of the cursor
CC9D:	271 * is always	used, and that 80	column CH is always 0.
CC9D:	272 *		
CC 9D:		ly affects the Y re	egister
CC 9D:	274 *		
CC9D:A4 24	275 GETCUR L	DY CH	; if CH=OLDCH, then
CC9F:CC 7B 04	276 C	PY OLDCH	;OURCH is valid
CCA2:D0 03 CCA7	277 B	NE GETCUR1	;=>else CH must have been changed
CCA4:AC 7B 05	278 L	DY OURCH	;use OURCE
CCA7:C4 21		PY WNDWDTH	; is the value too big
CCA9:90 02 CCAD		CC GETCUR2	;=>no, fits just fine
CCAB:A0 00		DY #0	;else force CH to 0
CCAD:	282 *		
CCAD:			set the current cursor
CCAD:		when Y can be used.	•
CCAD:	285 *		
CCAD:8C 7B 05		TY OURCH	;update real cursor
CCB0:2C 1F C0		IT RD80VID	;80 columns?
CCB3:10 02 CCB7		PL GETCUR3	;=>no, set all cursors
CCB5:A0 00		DY #0	;yes, peg CH to 0
CCB7:84 24		TY CH	
CCB9:8C 7B 04		TY OLDCH	
CCBC:AC 7B 05		DY OURCH	;get cursor
CCBF:60		TS	;and fly
CCC0:	55 I	NCLUDE ESCAPE	

18 ESCAPE	Apple //c Video f	irmware	20-OCT-86 06:41 PAGE 55	18 ESCAPE		Apple //c Vi	deo fi	rmware	20-OCT-86 06:41 PAGE 56
TO EBORTE	1000 1 1000 1								
CCC0:	2 * START AN ES	CAPE SEQUENCE:		CCF8:					haracters in ESCTAB (high)
CCC0:		THE FOLLOWING C	NES:	CCF8:					the characters in ESCCHAR.
CCC0:	4 * @ - HOME			CCF8:			charact	ters are then	executed by a call to CTLCHAR.
	5 * A - Curs			CCF8:		63 *			
CCC0:				CCF8:		64 * CTLCHA	R looks	s up a charact	er in the table starting at
CCC0:	6 * B - Curs			CCF8:		65 * CTLTAB	. It i	uses the curre	nt index as an index into the
CCC0:	7 * C - Curs			CCF8:		66 * table	of rout	ine addresses	, CTLADR. If the character is
CCC0:	8 * D - Curs			CCF8:					o VIDOUT1 is done in case the
CCC0:	9 * E - CLR	TO EOL		CCF8:				BS, LF, CR, o	
CCC0:	10 * F - CLR	TO EOS				69 *	Let 12	DJ, DF, CK, U	1 565.
CCC0:	11 * I, Up Ar	row - CURSOR UP	(stay escape)	CCF8:			-	and OTTOPE and	at accordible event through
CCC0:		rrow - CURSOR I	EFT (stay escape)	CCF8:					not accessible except through
CCC0:			(GHT (stay escape)	CCF8:		71 * and es	cape s	equence	
CCC0:			WWN (stay escape)	CCF8:		72 *			
CCC0:		40 COLUMN MODE		CCF8:		73	MSB	ON	;high bit on
		80 COLUMN MODE		CCF8:	CCF8	74 ESCTAB	EQU	*	
CCC0:				CCF8:CA		75	ASC	' J'	;left (stay esc)
CCCO:			ng of control chars	CCF9:88		76	DFB	\$88	;left arrow (stay esc)
CCC0:			of control chars	CCFA:CD		77	ASC	' M'	;down (stay esc)
CCC0:	19 * CTL-Q- QUIT	(PR#0/IN#0)		CCFB:8B		78	DFB	\$8B	;up arrow (stay esc)
CCC0:	20 *			CCFC:95		79	DFB	\$95	;right arrow (stay esc)
CCC0:B9 OC CD	21 ESC3 LDA	ESCCHAR, Y	;GET CHAR TO "PRINT"			80	DFB	\$8A	;down arrow (stay esc)
CCC3:5A	22 PHY		;save index	CCFD:8A					
CCC4:20 58 CD	23 JSR	CTLCHAR	;execute character	CCFE:C9		81	ASC	' I'	;up (stay esc)
CCC7:7A	24 PLY		restore index	CCFF :CB		82	ASC	' K'	;right (stay esc)
CCC8:C0 08	25 CPY		; If Y <yhi, escape<="" stay="" td=""><td>CD00:</td><td>0008</td><td>83 YHI</td><td>EQU</td><td>*-ESCTAB</td><td></td></yhi,>	CD00:	0008	83 YHI	EQU	*-ESCTAB	
CCCA:B0 21 CCED	26 BCS		;=>exit escape mode	CD00:C2		84	ASC	'B'	;left
	20 503	LICKOKEI	,-vexic escape mode	CD01:C3		85	ASC	'C'	; down
cccc:		anter and at a	lled by DOVEN iff econor	CD02:C4		86	ASC	'D'	; up
CCCC:			alled by RDKEY iff escapes	CD03:C1		87	ASC	' <b>A</b> '	;right
CCCC:			is encountered. The next	CD04:C0		88	ASC	· e·	; form feed
CCCC:			essed. If it is a key that	CD05:C5		89	ASC	'E'	clear EOL
CCCC:			new key is read by ESCRDKEY.	CD06:C6		90	ASC	'F'	;clear EOS
CCCC:	32 * If escape m	ode should not	be terminated, NEWESC is	CD07:B4		91	ASC	· 4·	:40 column mode
CCCC:	33 * called agai	n.				92	ASC	.8.	:80 column mode
CCCC:	34 *			CD08:B8			DFB	\$91	;CTL-Q = QUIT
CCCC:20 1D CC	35 NEWESC JSR	PICKY	;get current character	CD09:91		93			
CCCF:48	36 PHA		; and save it	CDOA:84		94	DFB	\$84	;CTL-D ;ctl char disable
CCD0:29 80	37 AND		:save invert bit	CD0B:85		95	DFB	\$85	;CTL-E ;ctl char enable
CCD2:49 AB	38 EOR		;make it inverted "+"	CD0C:		96 *			
CCD4:20 B3 C3	39 JSR		; and pop it on the screen	CD0C:	0013	97 ESCNUM	EQU	*-ESCTAB-1	
CCD4:20 B5 C5	40 ESCO JSR		; check for keystroke	CDOC:		98 *			
	41 BPL		, check for Rejuctore	CDOC:	CD0C	99 ESCCHAR	EQU	*	;list of escape chars
CCDA:10 FB CCD7			east ald shar	CDOC:88		100	DFB	\$88	;J: BS (stay esc)
CCDC:68	42 PLA		;get old char	CD0D:88		101	DFB	\$88	;<-:BS (stay esc)
CCDD:20 99 CC	43 JSR		;restore char, get key	CD0E:8A		102	DFB	\$8A	;M: LF (stay esc)
CCE0:20 9B C3	44 JSR		;upshift esc char	CDOF:9F		103	DFB	\$9F	;UP:US (stay esc)
CCE3:A0 13	45 ESC1 LDY		; COUNT/INDEX	CD10:9C		104	DFB	\$9C	:->:FS (stay esc)
CCE5:D9 F8 CC	46 ESC2 CMP		; IS IT A VALID ESCAPE?	CD11:8A		105	DFB	\$8A	;DN: LF (stay esc)
CCE8:F0 D6 CCC0	47 BEQ	ESC3	=>yes			105	DFB	\$9F	;I: UP (stay esc)
CCEA:88	48 DEY			CD12:9F					;K: RT (stay esc)
CCEB:10 F8 CCE5	49 BPL	ESC2	;TRY 'EM ALL	CD13:9C		107	DFB	\$9C	
CCED:	50 *			CD14:88		108	DFB	\$88	; ESC-B = BS
CCED:		ne semience, re	ead next character.	CD15:	CD15	109 CTLTAB	EQU	*	;list of control characters
CCED:			by RDCHAR which is usually called	CD15:8A		110	DFB	\$8A	; ESC-C = DN
			s with escapes enabled.	CD16:9F		111	DFB	\$9F	; ESC-D = UP
CCED:		read character	a mich escapes chapter.	CD17:9C		112	DFB	\$9C	; ESC-A = RT
CCED:	54 *		·····	CD18:8C		113	DFB	\$8C	;@: Formfeed
CCED:A9 08	55 ESCRDKEY LDA		;enable escape sequences	CD19:9D		114	DFB	\$9D	E: CLREOL
CCEF:1C FB 04	56 TRB			CD13:8B		115	DFB	\$8B	F: CLREOP
CCF2:20 OC FD	57 JSR		;read char with escapes			116	DFB	\$91	;SET40
CCF5:4C 44 FD	58 JMP	NOESCAPE	;got the key, disable escapes	CD1B:91		110	DFB	\$92	; SET80
CCF8:	59 *			CD1C:92		11/	DIR	4 92	, 56100

						D DCCADE	Apple //c Vid	ion fi		20-OCT-86 06:41 PAGE 58
18 ESCAPE	Apple //c Vi	deo fi	rmware	20-OCT-86 06:41 PAGE 57		18 ESCAPE	Apple //c vid	160 111	Inware	20-001-00 00:41 PAGE 30
CD1D:95	118	DFB	\$95	:OUIT	0	CD5D:20 04 FC	176	JSR	VIDOUT1	;try to execute CR, LF, BS, or BEL
CD1E:04	119	DFB	\$04	;Disable controls (escape only)		CD60:CD F8 04	177	CMP	TEMP1	; if acc has changed
CD1F:05	120	DFB	\$05	;Enable controls (escape only)		CD63:DO OA CD6F	178	BNE	CTLDONE	;then function done
CD20:	121 * escape	chars	end here			CD65:A2 14	179	LDX	#CTLNUM	; number of CTL chars
CD20:85	122	DFB	\$85	;X.CUR.ON		CD67:DD 15 CD	180 FNDCTL	CMP	CTLTAB, X	; is it in table
CD21:86	123	DFB	\$86	;X.CUR.OFF		CD6A:F0 05 CD71		BEQ	CTLGO	;=>yes, should we execute?
CD22:8E	124	DFB	\$8E	;Normal		CD6C:CA	182	DEX	THIS OFFI	;else check next
CD23:8F	125	DFB	\$8F	;Inverse		CD6D:10 F8 CD67	183	BPL	FNDCTL	;=>try next one
CD24:96	126	DFB	\$96	;Scroll down		D6F:FA	184 CTLDONE	PLX		; restore X
CD25:97	127	DFB	\$97	;Scroll up		CD70:60	185 186 *	RTS		;and return
CD26:98	128	DFB	\$98	mouse chars off		CD71:	187 CTLGO	PHA		;save A
CD27:99	129	DFB	\$99	; home cursor		CD71:48 CD72:50 0C CD80	188	BVC	CTLG01	;V clear, always do (pascal,escape)
CD28:9A	130	DFB	\$9A	;clear line		D74:AD FB 04	189	LDA	VMODE	controls are enabled iff
CD29:9B	131	DFB	\$9B	;mouse chars on		D77:29 28	190	AND		; M.CTL = 1 and
CD2A:	132 *					D79:49 08	191	EOR	#M.CTL	; M.CTL2 = $0$
	4 133 CTLNUM	EQU	*-CTLTAB-1			D7B:F0 03 CD80	192	BEO	CTLG01	;=>they're enabled!!
CD2A:	134 * A 135 CTLADR	100	*			D7D:68	193 CGO	PLA	011001	; restore A
	136 135 CTLADR	EQU DW	LF	incur auroan daim		D7E:FA	194	PLX		restore X
CD2A:66 FC CD2C:1A FC	136	DW	UP	;move cursor down		D7F:60	195	RTS		; and return
CD2E:A0 FB	138	DW	NEWADV	;move cursor up ;forward a space		CD80:	196 *			/
CD30:58 FC	139	DW	HOME	; home cursor, clear screen		D80:8A	197 CTLG01	TXA		;double X as index
CD32:9C FC	140	DW	CLREOL	clear to end of line		D81:0A	198	ASL	A	; into address table
CD34:42 FC	141	DW	CLREOP	; clear to end of page		D82:AA	199	TAX		
CD36:C0 CD	142	DW	SET40	;set 40 column mode	0	D83:68	200	PLA		;restore A
CD38:BE CD	143	DW	SET80	;set 80 column mode	0	D84:20 A4 FC	201	JSR	CTLDO	;execute the char
CD3A:45 CE	144	DW	QUIT	Quit video firmware	0	D87:FA	202	PLX		;restore X
CD3C:91 CD	145	DW	CTLOFF	disable //e control chars	0	CD88:60	203	RTS		;and return
CD3E:95 CD	146	DW	CTLON	enable //e control chars		CD89:	204 *			
CD40:89 CD	147	DW	X.CUR.ON	;turn on cursor (pascal)		CD89:			llow Pascal cur	
CD42:8D CD	148	DW	X.CUR.OFF	;turn off cursor (pascal)		CD89:			isable Pascal	
CD44:B0 CD	149	DW	X.SO	; normal video		:D89:				ing call, so it will
CD46:B7 CD	150	DW	X.SI	;inverse video		:D89:			"redisplayed"	
CD48:30 CB	151	DW	SCROLLDN	;scroll down a line		CD89:				are executed from BASIC,
CD4A:35 CB	152	DW	SCROLLUP	;scroll up a line		CD89:		ave no	effect on firm	ware operation.
CD4C:9F CD	153	DW	MOUSOFF	;disable mouse characters		D89:	211 *	1.03	#M. CURSOR	telees muses bit
CD4E:A5 CD	154	DW	HOMECUR	;move cursor home		CD89:A9 10 CD8B:80 0E CD9B	212 X.CUR.ON	BRA	TH.CORSOR	;clear cursor bit
CD50:A0 FC	155	DW	CLRLIN	;clear current line	-		213	BKA	CLRII	
CD52:99 CD	156	DW	MOUSON	;enable mouse characters		CD8D: CD8D:A9 10	215 X.CUR.OF	108	M.CURSOR	;set cursor bit
CD54:	157 *		01			D8F:80 10 CDA1		BRA	SETIT	, set cursor bit
CD54: CD54:	158 159 *	MSB	ON			D91:	217 *	DIM	SBIII	
CD54:			the sent w	ol character in the		D91:		ntrol (	haracters other	than CR, LF, BEL, BS
CD54:				led by Pascal, the character		D91:				ideo firmware is active.
CD54:				is called by the video		D91:				abled using the ESC-D
CD54:				executed if M.CTL is set		D91:			cape sequences.	·····
CD54:	164 * and M.C				C	CD91:	222 *		-	
CD54:	165 *		o orcur.		C	D91:A9 20	223 CTLOFF	LDA	#M.CTL2	;disable control characters
CD54:		This ro	outine is only	called if the video firmware	C	D93:80 0C CDA1	224	BRA	SETIT	; by setting M.CTL2
CD54:				calls VIDOUT1 if the video		CD 95 :	225 *			
CD54:	168 * firmway					D95:A9 20	226 CTLON	LDA	#M.CTL2	;enable control characters
CD54:	169 *				-		227	BRA	CLRIT	;by clearing M.CTL2
CD54:2C C1 CB	170 CTLCHARO	BIT	SEV1	;set V (use M.CTL)		:D99:	228 *			
CD57:50	171	DFB	\$50	;BVC opcode (never taken)		D99:		mouse	text by clearing	ng M.MOUSE
CD58:	172 *					:D99:	230 *			
CD58:B8	173 CTLCHAR	CLV		;Always do control character		D99:A9 01	231 MOUSON	LDA	#M.MOUSE	
CD59:DA	174	PHX		; save X		D9B:1C FB 04	232 CLRIT	TRB	VMODE	
CD5A:8D F8 04	175	STA	TEMP1	;temp save of A	C	CD9E:60	233	RTS		

18 ESCAPE	Apple //c Vid	eo fir	mware	20-OCT-86 06:41 PAGE 59	18 ESCAPE	Apple //c Vie	leo fin	mware	20-OCT-86 06:41 PAGE 60
CD9F:	234 *				CDEB:80 05 CDF2	292	BRA	WIN3	;done converting
CD9F:		mouse	text by setti	ng M.MOUSE	CDED:30 03 CDF2	293 WIN2	BMI	WIN3	;=>80: no convert
CD9F:	236 *	moube			CDEF:20 80 CE	294	JSR	SCRN48	;40: convert to 80
CD9F:A9 01	237 MOUSOFF	LDA	#M. MOUSE		CDF2:20 9D CC	295 WIN3	JSR	GETCUR	;determine absolute CH
CDA1:0C FB 04	238 SETIT	TSB	VMODE	2	CDF5:98	296	TYA		; in case the window setting
CDA4:60	239	RTS			CDF6:18	297	CLC		;was different
CDA5:	240 *				CDF7:65 20	298	ADC	WNDLFT	
CDA5:	241 * EXECUTE	HOME:			CDF9:28	299	PLP		;pin to right edge if
CDA5:	242 *				CDFA:B0 06 CE02		BCS	WIN4	;80 to 40 leaves cursor
CDA5:20 E9 FE	243 HOMECUR	JSR	CLRCH	;move cursors to far left	CDFC:C9 28	301	CMP	#40	;off the screen
CDA8:A8	244	TAY		; (probably not needed)	CDFE:90 02 CE02		BCC	WIN4	
CDA9:A5 22	245	LDA	WNDTOP	; and to top of window	CE00:A9 27	303	LDA	<b>#</b> 39	
CDAB:85 25	246	STA	CV		CE02:20 EC FE	304 WIN4 305	JSR LDA	SETCUR	;set new cursor ;set new base address
CDAD:4C 88 FC	247	JMP	NEWVTABZ	;then set base address, OURCV	CE05:A5 25 CE07:20 C1 FB	305	JSR	BASCALC	; set new base address ; for left = 0 (always)
CDB0:	248 *				CEOA:	307 *	USK	BASCALC	(always)
CDB0:	249 * EXECUTE 250 *	"NORM	AL VIDEO"		CE0A:64 20	308 WNDREST	STZ	WNDLFT	;Called by INIT and Pascal
CDB0: CDB0:20 84 FE	251 X.SO	JSR	SETNORM	set INVFLG to \$FF	CEOC:A9 18	309	LDA	#\$18	and bottom
CDB0:20 84 FL CDB3:A9 04	252	LDA	#M. VMODE	then clear inverse mode bit	CE0E:85 23	310	STA	WNDBTM	Juliu Doccom
	253	BRA	CLRIT	, then treat inverse mode bit	CE10:A9 28	311	LDA	#\$28	;set left,width,bottom
CDBJ.80 E4 CD3B	254 *	DIN	CDKII		CE12:2C 1F C0	312	BIT	RD80VID	set width to 80 if 80 columns
CDB7:	255 * EXECUTE	"TNVE	RSE VIDEO"		CE15:10 01 CE18	313	BPL	WIN5	Construction and the second seco
CDB7:	256 *				CE17:0A	314	ASL	A	
CDB7:20 80 FE	257 X.SI	JSR	SETINV	;set INVFLG to \$3F	CE18:85 21	315 WIN5	STA	WNDWDTH	;set width
CDBA:A9 04	258	LDA	#M. VMODE	then set inverse mode bit	CE1A:60	316 SETX	RTS		;exit used by SET40/80
CDBC:80 E3 CDA1	259	BRA	SETIT		CE1B:	317 *			
CDBE:	260 *				CE1B:	318 * Turn of	n video	firmware:	
CDBE:		' 40CC	L MODE' or '80	COL MODE':	CE1B:	319 *			
CDBE:	262 *				CE1B:				SIC init, ESC-4, ESC-8
CDBE:38	263 SET80	SEC		;flag an 80 column window	CE1B:	321 * It cop	les the	Monitor ROM t	to the language card
CDBF:90	264	DFB	\$90	;BCC opcode (never taken)	CE1B:	322 * 11 nec	essary	it sets the i	input and output hooks to
CDC0:18	265 SET40	CTC		;flag a 40 column window	CE1B: CE1B:	323 * \$C30X; 324 *	it set	s all switches	s for video firmware operation
CDC1:2C FB 04	266	BIT	VMODE	;butis it pascal?	CE1B:2C 7B 06	325 HOOKITUP	חדת	VFACTV	;don't touch hooks
	267	BPL PHP	SETX	;=>yes, don't execute :save window size	CE1E:10 11 CE31		BPL	VIDMODE	; if video firmware already active
CDC6:08 CDC7:20 1B CE	268 269	JSR	HOOKITUP	COPYROM if needed, set I/O hooks	CE20:20 38 C3	327 HOOKUP	JSR	COPYROM	;Copy ROM to LC?
CDCA:28	270	PLP	HOOKITOP	;and get 40/80	CE23:A9 05	328 SETHOOKS		I>C3KEY IN	; set up \$C300 hooks
	271	BRA	WINO	;=>set window	CE25:85 38	329	STA	KSWL	
CDCD:	272 *	Didi	WIND	, , , , , , , , , , , , , , , , , , , ,	CE27:A9 07	330	LDA	#>C3COUT1	
CDCD:		s call	ed by PR#0 to	convert to 40 if it was	CE29:85 36	331	STA	CSWL	
CDCD:			the window is		CE2B:A9 C3	332	LDA	# <c3cout1< td=""><td></td></c3cout1<>	
CDCD:	275 *				CE2D:85 39	333	STA	KSWH	
CDCD:2C 1F CO	276 CHK80	BIT	RD80VID	;don't set 40 if	CE2F:85 37	334	STA	CSWH	
CDD0:10 48 CE1A		BPL	SETX	;already 40	CE31:	335 *			
CDD2:	278 *				CE31:		t the v	video firmware	active
CDD2:18	279 WIN40	CFC		;flag 40 column window	CE31:	337 *	0.00	CUD COD	and a colid income summer
CDD3:B0	280	DFB	\$B0	BCS opcode (never taken)	CE31:9C FB 07	338 VIDMODE 339	STZ LDA	CURSOR #M.CTL	;set a solid inverse cursor ;preserve M.CTL bit
CDD4:38	281 WIN80	SEC	1717 707	;flag 80 column window	CE34:A9 08 CE36:2D FB 04	340	AND	VMODE	preserve M.CIL DIC
CDD5:64 22	282 WIN0	STZ	WNDTOP	; set window top now	CE39:09 81	341	ORA		MOUSE ; no pascal, mouse
CDD7:2C 1A CO	283 284	BIT BMI	RDTEXT WIN1	;for text or mixed ;=>text	CE38:	342 *	UNA	TH. TASCAL H.	louse , no pascar, mouse
CDDA:30 04 CDE0 CDDC:A9 14	284	LDA	#20	,-/ LGAL	CE3B:		calls	here to set it	s mode
CDDE:85 22	285	STA	WNDTOP	;used by 80<->40 conversion	CE3B:	344 *			
CDE0:2C 1F C0	287 WIN1	BIT	RD80VID	:80 columns now?	CE3B:8D FB 04	345 PVMODE	STA	VMODE	;set mode bits
CDE3:08	288	PHP		save 80 or 40	CE3E:9C 7B 06	346	STZ	VFACTV	;say video firmware active
CDE4:B0 07 CDED	289	BCS	WIN2	;=>80; convert if 40	CE41:8D OF CO	347	STA	SETALTCHAR	; and set alternate char set
	290	BPL	WIN3	;=>40: no convert	CE44:60	348 QX	RTS		and the second sec
CDE8:20 53 CE	291	JSR	SCRN84	;80: convert to 40	CE45:	349 *			

18 ESCAPE	Apple //c Video	firmware	20-OCT-86 06:41 PAGE 61	18 ESCAPE	Apple //c Vi	deo fi	rmware	20-OCT-86 06:41 PAGE 62	
CE45: CE45: CE45: CE45:	350 * QUIT conve 351 * sets a 40 352 * hooks (COU 353 `*	column window,	from 80 to 40 if necessary, and restores the normal I/O	CE53: CE53: CE53: CE53:	360 * 361 * SCRN84 and SCRN48 convert screens between 40 & 80 cc 362 * WNDTOP must be set up to indicate the last line to 363 * be done. All registers are trashed.				
CE45: CE45:2C FB 04 CE48:10 FA CE44 CE48:20 D2 CD CE4D:20 89 FE CE50:4C 93 FE	354 QUIT BI	PL QX SR WIN40 SR SETKBD	<pre>;no quitting from pascal ;first, do an escape 4 ;do a IN#0 (used by COMM) ;and a PR#0</pre>	CE53: CE53:A2 17 CE55:BD 01 C0 CE58:BA CE59:20 C1 FB CE5C:A0 27 CE5E:5A CE5F:98 CE60:4A CE61:B0 03 CE66 CE63:2C 55 C0 CE66:A8 CE67:B1 28 CE69:2C 54 C0 CE62:7A CE6D:91 28 CE6D:91 28	364 * 365 SCRN84 366 367 SCR1 368 369 370 SCR2 371 372 373 374 375 SCR3 377 378 377 378 379 380 381 382 383 384 385 384 385 386 SCR4 387 388 389 * 399 390 SCR04 391 SCR5 392 393 394 400 401 402 SCR7 403 404 405 406 407 408 409 410 411 412 413 387 367 367 368 369 369 369 369 369 369 369 369	LDX STA JSR JSR PHY TYA BCS BITT TAY BCS BIT TAY BCS STA DEY BCS STA DEY BCS STA DEY BCS STA DEY LDA BCS STA STA STA STA STA STA STA STA STA ST	<pre>1 registers ar #23 SET80COL BASCALC #39 A SCR3 TXTPAGE2 (BASL),Y SCR2 SCR4 WMDTOP SCR7 TXTPAGE1 #23 BASCALC #0 SCR6 CLR80COL (BASL),Y *23 BASCALC #0 SCR7 TXTPAGE2 (BASL),Y *23 BASCALC #0 SCR7 TXTPAGE2 (BASL),Y TXTPAGE1 #40 SCR6 CLRALF SCR9 WMDTOP SCR5 SET80VID DE PASCAL</pre>	<pre>re trashed. ;start at bottom of screen ;allow page 2 access ;calc base for line ;start at right of screen ;save 40 index ;div by 2 for 80 column index ;div by 2 for 80 column index ;div by 2 for 80 column index ;get 80 index ;get 80 char ;restore pagel ;get 40 index ;do next 40 byte ;do next line ;&gt;&gt;don ext line ;&gt;&gt;don ext line ;&gt;&gt;don ext 1ine ;&gt;&gt;don ext 1ine ;start at bottom of screen ;set base for current line ;start at left of screen ;get 40 column index ;save 40 column index ;save 40 column index ;save char ;div 2 for 80 column index ;save on pagel ;get 80 column index ;now save character ;flip pagel ;restore 40 column index ;now to the right ;at right yet? ;&gt;&gt;no, do next column ;clear half of screen ;else do next line of screen ;&gt;&gt;done with top line ;at top yet? ;convert to 80 columns ;Pascal support stuff</pre>	

19 PASCAL	Video firmware	Pasc	al stuff	20-OCT-86 06:41 PAGE 63	19 PASCAL	Video firmwa	e Paso	al stuff	20-OCT-86 06:41 PAGE 64	
CEB1 : AA	3 PSTATUS	TAX		; is request code = 0?	CF12:A9 08	61	LDA	#M.GOXY	;turn off gotoxy	
CEB2:F0 08 CEBC		BEQ	PIORDY	;=>yes, ready for output	CF14:1C FB 04	62	TRB	VMODE		
CEB4:CA		DEX	TIONDI	; check for any input	CF17:80 DB CEF4	63	BRA	PWRET	;=>DONE (ALWAYS TAKEN)	
CEB5:D0 07 CEBE		BNE	PSTERR	;=>bad request, return error	CF19:	64 *				
CEB7:20 E6 C8		JSR	XBITKBD	;test keyboard	CF19:20 OB CC	65 PCTL	JSR	PASINVERT	;turn off cursor	
CEBA:10 04 CEC0		BPL	PNOTRDY	;=>no keystroked	CF1C:8A	66	TXA		;get char	
CEBC:38	•	SEC	INOINDI	; good return	CF1D:C9 9E	67	CMP	#\$9E	;is it gotoXY?	
CEBD:60		RTS	set .	, good recurn	CF1F:F0 08 CF29	68	BEQ	STARTXY	;=>yes, start it up	
CEBE:A2 03		LDX	#3	;else flag error	CF21:20 60 C3	69	JSR	SETROM	;must switch in ROM for controls	
CEC0:18		CLC	*J	, erse rrag error	CF24:20 58 CD	70	JSR	CTLCHAR	;EXECUTE IT IF POSSIBLE	
CEC1:60		RTS			CF27:80 C8 CEF1	71	BRA	PWRITERET	;=>display new cursor, exit	
CEC2:	14 *	KI5			CF29:	72 *				
CEC2:	15 * PASCAL O	יייני			CF29:	73 * START !	THE GO	OXY SEQUENCE:		
	16 *	NIF UI	•		CF29:	74 *				
CEC2: CEC2: CEC2		EQU	*		CF29: CF29	75 STARTXY	EQU	*		
		ORA	#\$80	;turn on high bit	CF29:A9 08	76	LDA	M. GOXY		
CEC2:09 80			#20V		CF2B:0C FB 04	77	TSB	VMODE	;turn on gotoxy	
CEC4:AA		TAX	DCDMUDO	; save character	CF2E:A9 FF	78	LDA	#SFF	;set XCOORD to -1	
CEC5:20 54 CF		JSR	PSETUP2	SETUP ZP STUFF, don't set ROM	CF30:8D FB 06	79 PSETX	STA	XCOORD	;set X	
CEC8:A9 08		LDA	#M.GOXY	; ARE WE DOING GOTOXY?	CF33:80 BF CEF4	80	BRA	PWRET	;=>display cursor and exit	
CECA:2C FB 04		BIT	VMODE		CF35:	81 *				
CECD:DO 2B CEFA		BNE	GETX	;=>Doing X or Y?	CF35:	82 * PASCAL	INPUT			
CECF:8A		TXA	****	; now check for control char	CF35:	83 *				
CED0:89 60		BIT	#\$60	; is it control?	CF35:20 54 CF	84 PASREAD	JSR	PSETUP2	;SETUP ZP STUFF	
CED2:F0 45 CF19		BEQ	PCTL	;=>yes, do control	CF38:20 D5 C8	85 GKEY	JSR	XRDKBD	;key pressed?	
CED4:AC 7B 05		LDY	OURCH	;get horizontal position	CF3B:10 FB CF38	86	BPL	GKEY	;=>not yet	
CED7:24 32		BIT	INVFLG	; check for inverse	CF3D:29 7F	87	AND	#\$7F	DROP HI BIT	
CED9:30 02 CEDD		BMI	PWR1	;normal, go store it	CF3F:80 B6 CEF7	88	BRA	PRET	; good exit	
CEDB:29 7F		AND	#\$7F	· · · · · · · · · · · · · · · · · · ·	CF41:	89 *	2		,,	
CEDD:20 C1 C3		JSR	STORE	; now store it (erasing cursor)	CF41:	90 * PASCAL	TNITT	LIZATION :		
CEE0:C8		INY		; INC CH	CF41:	91 *				
CEE1:8C 7B 05		STY	OURCH		CF41: CF41	92 PINIT	EQU			
CEE4:C4 21		CPY	WNDWDTH		CF41:A9 01	93	LDA	#M.MOUSE	;Set mode to pascal	
CEE6:90 OC CEF4		BCC	PWRET		CF43:20 3B CE	94	JSR	PVMODE	without mouse characters	
CEE8:20 60 C3		JSR	SETROM		CF46:20 51 CF	95	JSR	PSETUP	setup zero page for pascal	
CEEB:20 E9 FE		JSR	CLRCH	;set cursor position to 0	CF49:20 D4 CD	96	JSR	WIN80	do 40->80 convert	
CEEE:20 66 FC		JSR	LF		CF4C:20 58 FC	97	JSR	HOME	; home and clear screen	
CEF1:20 54 C3	39 PWRITERET		RESETLC		CF4F:80 A0 CEF1	98	BRA	PWRITERET	display cursor, set OURCH, OURCV	
CEF4:20 OB CC		JSR	PASINVERT	;display new cursor	CF51:	99 *			,,	
CEF7:A2 00		LDX	#\$0	;return with no error		100 PSETUP	EQU	*		
CEF9:60		RTS			CF51:20 60 C3	101	JSR	SETROM	;save LC state, set ROM read	
CEFA:	43 * 44 * HANDLE I				CF54:64 22	102 PSETUP2	STZ	WNDTOP	set top to 0	
CEFA:		GOTOX	Y STUFF:		CF56:20 OA CE	103	JSR	WNDREST	init either 40 or 80 window	
CEFA:	45 *				CF59:A9 FF	104	LDA	#SFF	assume normal text	
CEFA: CEFA		EQU	*		CF5B:85 32	105	STA	INVFLG		
CEFA:20 OB CC		JSR	PASINVERT	;turn off cursor	CF5D:A9 04	106	LDA	#M. VMODE	;is it	
CEFD:8A		TXA		;get character	CF5F:2C FB 04	107	BIT	VMODE		
CEFE:38		SEC			CF62:F0 02 CF66		BEO	PS1	;=>yes	
CEFF:E9 A0		SBC	#160	MAKE BINARY	CF64:46 32	109	LSR	INVFLG	;no, make flag inverse	
CF01:2C FB 06		BIT	XCOORD	;doing X?	CF66:AC 7B 05	110 PS1	LDY	OURCH		
CF04:30 2A CF30		BMI	PSETX	;=>yes, set it	CF69:20 AD CC	111	JSR	GETCUR2	;set all cursors	
CF06:	53 *	.د د	the comovy		CF6C:AD FB 05	112	LDA	OURCV	A Constant Control	
CF06:	54 * Set Y and	d do	the GOTOXY		CF6F:85 25	113	STA	CV		
CF06:	55 *	DOL			CF71:	114 *				
CF06: CF06		EQU	*		CF71:		CALC 1	ere so we don'	t have to switch	
CF06:8D FB 05		STA	OURCV		CF71:			or each charac		
CF09:20 71 CF		JSR	PASCALC	;calc base addr	CF71:	117 *		out ondia		
CFOC:AC FB 06		LDY	XCOORD		CF71:0A	118 PASCALC	ASL	A		
CFOF:20 AD CC	60	JSR	GETCUR2	;set proper cursors	S. 11,011					

19 PASCAL	Video firmware Pascal stuff	20-OCT-86 06:41 PAGE 65	20 MOREMISC	Video firmware Pascal stuff 20-OCT-86 06:41 PAGE 66
CF72:A8 CF73:4A CF74:4A CF75:29 03 CF77:09 04	119 TAY 120 LSR A 121 LSR A 122 AND ∦\$03 123 ORA ∦\$4	;calc base addr in BASL,H ;for given line no. ; 0<=line no.<=\$17 ; arg=000ABCDE, generate	CF86: CF86: CF86: CF86:	<pre>2 ************************************</pre>
CF79:85 29 CF7B:98	124 STA BASH 125 TYA	; BASH=000001CD ; and	CF86:	7 * various tables
CF7C:6A CF7D:29 98	126 ROR A 127 AND #\$98	; BASL=EABAB000	CF86:83 8B 8B CF89:05 03 55	9 irqtble dfb >lcbank2,>lcbank1,>lcbank1 10 dfb >wrcardram,>rdcardram,>txtpage2
CF7F:85 28 CF81:0A CF82:0A	128 PASCLC2 STA BASL 129 ASL A 130 ASL A		CF8C:9E 0B 40 50	12 comtbl dfb \$9E,\$0B,\$40,\$50,\$16,\$0B,\$01,\$00
CF83:04 28 CF85:60	130 ASL A 131 TSB BASL 132 RTS		CF94:CD C1 D8 D9	14 rtbl asc 'MAXYPS'
CF86:	57 include moremi	sc ;More random junk	CF 9A: CF 9A: CF 9A: CF 9A:	<pre>16 ************************************</pre>
			CF9A:20 A0 CF CF9D:4C 84 C7	21 m.oveirq jsr moveirq 22 jmp swrts
			CFA0:20 60 C3 CFA3:AD 16 C0 CFA5:0A CFA7:A0 01 CFA7:B9 FE FF CFAC:8D 09 C0 CFAF:99 FE FF CFB2:8D 08 C0 CFB5:99 FE FF CFB8:88 CFB9:10 EE CFA5 CFBB:90 03 CFC0 CFBD:8D 09 C0 CFC0:4C 54 C3	
			CFC3: CFC3: CFC3:	39 ************************************
			CFC3:5A CFC4:20 B3 C3 CFC7:7A CFC8:4C D5 C8	43 clrkbd2 phy ;Now preserves Y 44 jsr story 45 ply 46 jmp xrdkbd
			CFCB: CFCB: CFCB: CFCB:	48 ************************************
			CFCB:B0 11 CFDE CFCD:C9 A0 CFCF:D0 13 CFE4 CFD1:B9 00 02 CFD4:A2 07 CFD6:C9 8D CFD8:F0 07 CFE1	54     cmp     #\$A0     ; Is it a quote       55     bne     ladone     ; Done if not       56     lda     inbuf,y     ; Get next char       57     ldx     #7     ; for shifting asc into A2L and A2H       58     cmp     #\$8D     ; Was it a cr?

					1	21 AUTOST1		Apple //c F8 m	nonito	r firmware	20-OCT-86 06:41 PAGE 68
20 MOREMISC	Video firmware	Pasca	al stuff	20-OCT-86 06:41 PAGE 67							;Y-COORD/2
CFDA:C8	60 j	iny		:Advance index into inbuf		F800:4A		3 PLOT	LSR PHP	A	SAVE LSB IN CARRY
CFDB:4C 90 FF			nxtbit	;Go shift it in		F801:08		4	JSR	GBASCALC	CALC BASE ADR IN GBASL, H
CFDE:4C 8A FF		jmp	dig	,		F802:20 47 F	8	5	PLP	GDASCALC	RESTORE LSB FROM CARRY
CFE1:4C A7 FF			getnum			F805:28		6		#\$0F	MASK SOF IF EVEN
CFE4:60		rts	<b>,</b>			F806:A9 OF	-	7	LDA	RTMASK	, HAR OUT IT LYDR
CFE5: 001B			\$D000-*,0				F80C	8	BCC	#\$EO	MASK \$F0 IF ODD
NEXT OBJECT I						F80A:69 E0		9	ADC STA	MASK	, MASK VIV II ODD
F800: F800			F8ORG			F80C:85 2E		10 RTMASK	LDA	(GBASL),Y	;DATA
F800:	60 1		DE AUTOST1	;F8 monitor rom		F80E:B1 26		11 PLOT1 12	EOR	COLOR	; XOR COLOR
						F810:45 30		12	AND	MASK	; AND MASK
						F812:25 2E		14	EOR	(GBASL),Y	XOR DATA
						F814:51 26 F816:91 26		15	STA	(GBASL),Y	TO DATA
						F818:60		16	RTS	(001001) / 1	
						F819:		17 *	N10		
						F819:20 00 F	8	18 HLINE	JSR	PLOT	PLOT SQUARE
						F81C:C4 2C	•	19 HLINE1	CPY	H2	:DONE?
						F81E:B0 11	F831	20	BCS	RTS1	; YES, RETURN
						F820:C8		21	INY		; NO, INCR INDEX (X-COORD)
						F821:20 OE F	8	22	JSR	PLOT1	PLOT NEXT SQUARE
						F824:90 F6		23	BCC	HLINE1	ALWAYS TAKEN
						F826:69 01		24 VLINEZ	ADC	#\$01	;NEXT Y-COORD
						F828:48		25 VLINE	PHA		; SAVE ON STACK
						F829:20 00 F	8	26	JSR	PLOT	; PLOT SQUARE
						F82C:68		27	PLA		
						F82D:C5 2D		28	CMP	V2	;DONE?
						F82F:90 F5	F826	29	BCC	VLINEZ	; NO, LOOP.
1						F831:60		30 RTS1	RTS		
						F832:		31 *	LDY	#\$2F	MAX Y, FULL SCRN CLR
						F832:A0 2F	F838	32 CLRSCR 33	BNE	CLRSC2	ALWAYS TAKEN
						F834:D0 02 F836:A0 27	1020	34 CLRTOP	LDY	#\$27	MAX Y, TOP SCRN CLR
						F838:84 2D		35 CLRSC2	STY	V2	STORE AS BOTTOM COORD
						F83A:		36 ;			FOR VLINE CALLS
						F83A:A0 27		37	LDY	#\$27	RIGHTMOST X-COORD (COLUMN)
						F83C:A9 00		38 CLRSC3	LDA	#\$00	; TOP COORD FOR VLINE CALLS
						F83E:85 30		39	STA	COLOR	CLEAR COLOR (BLACK)
						F840:20 28 F	8	40	JSR	VLINE	;DRAW VLINE
						F843:88		41	DEY		;NEXT LEFTMOST X-COORD
						F844:10 F6	F83C	42	BPL	CLRSC3	;LOOP UNTIL DONE.
						F846:60		43	RTS		
						F847:		44 *	DUA		FOR INPUT OODEFGH
						F847:48		45 GBASCALC 46	LSR	A	FOR INIVI UUDDICH
						F848:4A		40	AND	¥\$03	
						F849:29 03 F84B:09 04		48	ORA	#\$04	GENERATE GBASH=000001FG
						F84D:85 27		49	STA	GBASH	
						F84F:68		50	PLA		;AND GBASL=HDEDE000
						F850:29 18		51	AND	#\$18	
						F852:90 02	F856	52	BCC	GBCALC	
						F854:69 7F		53	ADC	#\$7F	
						F856:85 26		54 GBCALC	STA	GBASL	
						F858:0A		55	ASL	A	
						F859:0A		56	ASL	A	
						F85A:05 26		57	ORA	GBASL	
						F85C:85 26		58	STA RTS	GBASL	
						F85E:60		59 60 *	K12		
						F85F:		00 -			

21 AUTOST1	Apple //c F8	monitor firm	are 20-OCT-86 06:41 PAGE 69	21 AUTOST1	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 70
F85F:A5 30	61 NXTCOL	LDA COLOR	; INCREMENT COLOR BY 3	F8BE:4A	119 MNNDX1	LSR		
F861:18 F862:69 03	62 63	CLC ADC #\$03		F8BF:90 08 F8C9 F8C1:4A	120 121	BCC LSR	MNNDX3 A	;FORM INDEX INTO MNEMONIC TABLE
F864:29 OF	64 SETCOL	AND #\$05	;SETS COLOR=17*A MOD 16	F8C2:4A	122 MNNDX2	LSR	A	; 1) 1XXX1010 => 00101XXX
F866:85 30	65	STA COLOR		F8C3:09 20	123	ORA	#\$20	(2) XXXYYY01 => 00111XXX
F868:0A	66	ASL A	BOTH HALF BYTES OF COLOR EQUAL	F8C5:88	124	DEY		; 3) XXXYYY10 => 00110XXX
F869:0A	67	ASL A		F8C6:D0 FA F8C2	125	BNE	MNNDX2	; 4) XXXYY100 => 00100XXX
F86A:0A	68	ASL A		F8C8:C8	126	INY		; 5) XXXXX000 => 000XXXXX
F86B:0A	69	ASL A		F8C9:88	127 MNNDX3	DEY		
F86C:05 30 F86E:85 30	70 71	ORA COLOR STA COLOR		F8CA:D0 F2 F8BE	128 129 GOTONE	BNE RTS	MNNDX1	
F870:60	72	STA COLOR RTS		F8CC:60 F8CD:	130 *	RIS		
F871:	73 *	NIU		F8CD:FF FF FF	131	DFB	\$FF, \$FF, \$FF	
F871:4A	74 SCRN	LSR A	;READ SCREEN Y-COORD/2	F8D0:	132 *	515	,	
F872:08	75	PHP	;SAVE LSB (CARRY)	F8D0:20 82 F8	133 INSTDSP	JSR	INSDS1	GEN FMT, LEN BYTES
F873:20 47 F8	76	JSR GBASCA		F8D3:48	134	PHA		;SAVE MNEMONIC TABLE INDEX
F876:B1 26	77	LDA (GBASI		F8D4:B1 3A	135 PRNTOP	LDA	(PCL),Y	
F878:28 F879:90 04 F87F	78 79 SCRN2	PLP BCC RTMSKZ	RESTORE LSB FROM CARRY	F8D6:20 DA FD F8D9:A2 01	136 137	JSR LDX	PRBYTE #\$01	PRINT 2 BLANKS
F87B:4A	80	LSR A	; IF EVEN, USE LO H	F8DB:20 4A F9	138 PRNTBL	JSR	PRBL2	FRINI Z BLANKS
F87C:4A	81	LSR A		F8DE:C4 2F	139	CPY	LENGTH	(PRINT INST (1-3 BYTES)
F87D:4A	82	LSR A	SHIFT HIGH HALF BYTE DOWN	F8E0 :C8	140	INY	220010	; IN A 12 CHR FIELD
F87E:4A	83	LSR A		F8E1:90 F1 F8D4		BCC	PRNTOP	
F87F:29 OF	84 RTMSKZ	AND #\$0F	;MASK 4-BITS	F8E3:A2 03	142	LDX	#\$03	;CHAR COUNT FOR MNEMONIC INDEX
F881:60	85	RTS		F8E5:C0 04	143	CPY	#\$04	
F882: F882:A6 3A	86 * 87 INSDS1	LDX PCL	-DDING DOT I	F8E7:90 F2 F8DB		BCC	PRNTBL	ADDOLUDE MURMONIC INDEX
F884:A4 3B	88	LDX PCL LDY PCH	;PRINT PCL,H	F8E9:68 F8EA:A8	145 146	PLA TAY		;RECOVER MNEMONIC INDEX
F886:20 96 FD	89	JSR PRYX2		F8EB:B9 C0 F9	147	LDA	MNEML, Y	
F889:20 48 F9	90	JSR PRBLNK	FOLLOWED BY A BLANK	F8EE:85 2C	148	STA	LMNEM	FETCH 3-CHAR MNEMONIC
F88C:A1 3A	91	LDA (PCL,)		F8F0:B9 00 FA	149	LDA	MNEMR, Y	; (PACKED INTO 2-BYTES)
F88E:A8	92 INSDS2	TAY	;Lable moved down 1	F8F3:85 2D	150	STA	RMNEM	
F88F:4A	93	LSR A	;EVEN/ODD TEST	F8F5:A9 00	151 PRMN1	LDA	#\$00	
F890:90 05 F897 F892:6A	94 95	BCC IEVEN ROR A	-DIM 1 000	F8F7:A0 05 F8F9:06 2D	152 153 prmn2	LDY ASL	#\$05 RMNEM	;SHIFT 5 BITS OF CHARACTER INTO A
F893:B0 0C F8A1		BCS ERR	;BIT 1 TEST ;XXXXXX11 INVALID OP	F8FB:26 2C	153 PRMNZ 154	ROL	LMNEM	SHIFT 5 BITS OF CHARACIER INTO A
F895:29 87	97	AND #\$87	MASK BITS	F8FD:2A	155	ROL	A	; (CLEARS CARRY)
F897:4A	98 IEVEN	LSR A	LSB INTO CARRY FOR L/R TEST	F8FE:88	156	DEY		, ,,
F898:AA	99	TAX		F8FF:D0 F8 F8F9		BNE	PRMN2	
F899:BD 62 F9	100	LDA FMT1,X	GET FORMAT INDEX BYTE	F901:69 BF	158	ADC	#\$BF	;ADD "?" OFFSET
F89C:20 79 F8 F89F:D0 04 F8A5	101	JSR SCRN2 BNE GETFMT	;R/L H-BYTE ON CARRY	F903:20 ED FD F906:CA	159 160	JSR DEX	COUT	;OUTPUT A CHAR OF MNEM
F8A1:A0 FC	103 ERR	LDY #SFC	SUBSTITUTE \$FC FOR INVALID OPS	F907:D0 EC F8F5		BNE	PRMN1	
F8A3:A9 00	104	LDA #\$00	SET PRINT FORMAT INDEX TO 0	F909:20 48 F9	162	JSR	PRBLNK	;OUTPUT 3 BLANKS
F8A5:AA	105 GETFMT	TAX		F90C:A4 2F	163	LDY	LENGTH	,
F8A6:BD A6 F9	106	LDA FMT2,X	; INDEX INTO PRINT FORMAT TABLE	F90E:A2 06	164	LDX	#\$06	;CNT FOR 6 FORMAT BITS
F8A9:85 2E	107	STA FORMAT	;SAVE FOR ADR FIELD FORMATTING	F910:E0 03	165 PRADR1	CPX	#\$03	
F8AB:29 03 F8AD:	108	AND #\$03	MASK FOR 2-BIT LENGTH	F912:F0 1C F930		BEQ	PRADR5 FORMAT	;IF X=3 THEN ADDR.
F8AD:85 2F	109 ; (0=1 B 110	YTE, 1=2 BYTE, STA LENGTH	Z=3 BIIL)	F914:06 2E F916:90 0E F926	167 PRADR2	ASL BCC	PRADR3	
F8AF:20 35 FC	111	JSR NEWOPS	;get index for new opcodes	F918:BD B9 F9	169	LDA	CHAR1-1,X	
F8B2:F0 18 F8CC		BEQ GOTONE	; found a new op (or no op)	F91B:20 ED FD	170	JSR	COUT	
F8B4:29 8F	113	AND #\$8F	MASK FOR 1XXX1010 TEST	F91E:BD B3 F9	171	LDA	CHAR2-1,X	
F8B6:AA	114	TAX	; SAVE IT	F921:F0 03 F926		BEQ	PRADR3	
F8B7:98	115	TYA	;OPCODE TO A AGAIN	F923:20 ED FD	173	JSR	COUT	
F8B8:A0 03 F8BA:E0 8A	116 117	LDY #\$03 CPX #\$8A		F926:CA F927:D0 E7 F910	174 PRADR3	DEX BNE	PRADR1	
F8BC:F0 0B F8C9		BEQ MNNDX3		F929:60	176	RTS	IMURI	
11007								
				1				

21 AUTOST1	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 71		21 AUTOST1	Apple //c H	8 monito	or firmware	20-OCT-86	06:4
F92A:	177 *					F973:20	235	DFB	\$20		
	178 PRADR4	DEY				F974:FF	236	DFB	SFF		
F92A:88		BMI	PRADR2			F975:33	237	DFB	\$33		
F92B:30 E7 F914			PRBYTE			F976:CB	238	DFB	SCB		
F92D:20 DA FD	180	JSR				F977:60	239	DFB	\$60		
F930:A5 2E	181 PRADR5	LDA	FORMAT	TANDLE DEL ADD MODE		F978:FF	240	DFB	SFF		
F932:C9 E8	182	CMP	#\$E8	HANDLE REL ADR MODE		F979:70	241	DFB	\$70		
F934:B1 3A	183	LDA	(PCL),Y	;SPECIAL (PRINT TARGET,		F97A:0F	242	DFB	SOF		
F936:90 F2 F92A		BCC	PRADR4	; NOT OFFSET)		F97B:22	243	DFB	\$22		
F938:20 56 F9	185 RELADR	JSR	PCADJ3				245	DFB	SFF		
F93B:AA	186	TAX		;PCL, PCH+OFFSET+1 TO A, Y		F97C:FF		DFB	\$39		
F93C:E8	187	INX				F97D:39	245				
F93D:D0 01 F940	188	BNE	PRNTYX	;+1 TO Y,X		F97E:CB	246	DFB	\$CB		
F93F:C8	189	INY				F97F:66	247	DFB	\$66		
F940:98	190 PRNTYX	TYA				F980:FF	248	DFB	SFF		
F941:20 DA FD	191 PRNTAX	JSR	PRBYTE	;OUTPUT TARGET ADR		F981:7D	249	DFB	\$7D		
F944:8A	192 PRNTX	TXA		; OF BRANCH AND RETURN		F982:0B	250	DFB	\$0B		
F945:4C DA FD	193	JMP	PRBYTE			F983:22	251	DFB	\$22		
F948:	194 *					F984:FF	252	DFB	SFF		
F948:A2 03	195 PRBLNK	LDX	#\$03	BLANK COUNT		F985:33	253	DFB	\$33		
F94A:A9 A0	196 PRBL2	LDA	#\$A0	LOAD A SPACE		F986:CB	254	DFB	\$CB		
	197 PRBL3	JSR	COUT	OUTPUT A BLANK		F987:A6	255	DFB	\$A6		
F94C:20 ED FD			001	OUIFUL A BLANK		F988:FF	256	DFB	SFF		
F94F:CA	198	DEX		TOOD INIMIT COUNT A		F989:73	257	DFB	\$73		
F950:D0 F8 F94A		BNE	PRBL2	;LOOP UNTIL COUNT=0		F98A:11	258	DFB	\$11		
F952:60	200	RTS			1	F98B:22	259	DFB	\$22		
F953:	201 *					F98C:FF	260	DFB	SFF		
F953:38	202 PCADJ	SEC		;0=1 BYTE, 1=2 BYTE,			260	DFB	\$33		
F954:A5 2F	203 PCADJ2	LDA	LENGTH	; 2=3 BYTE		F98D:33			\$CB		
F956:A4 3B	204 PCADJ3	LDY	PCH			F98E:CB	262	DFB			
F958:AA	205	TAX		;TEST DISPLACEMENT SIGN		F98F:A6	263	DFB	\$A6		
F959:10 01 F95C	206	BPL	PCADJ4	; (FOR REL BRANCH)		F990:FF	264	DFB	SFF		
F95B:88	207	DEY		;EXTEND NEG BY DECR PCH		F991:87	265	DFB	\$87		
F95C:65 3A	208 PCADJ4	ADC	PCL			F992:01	266	DFB	\$01		
F95E:90 01 F961	209	BCC	RTS2	;PCL+LENGTH(OR DISPL)+1 TO A		F993:22	267	DFB	\$22		
F960:C8	210	INY		; CARRY INTO Y (PCH)	1	F994:FF	268	DFB	\$FF		
F961:60	211 RTS2	RTS				F995:33	269	DFB	\$33		
F962:	212 *					F996:CB	270	DFB	\$CB		
F962:	213 ; FMT1 B	TES:	XXXXXXY0 INST	RS		F997:60	271	DFB	\$60		
F962:	214 ; IF Y=0		THEN RIGHT HA			F998:FF	272	DFB	\$FF		
F962:	215 ; IF Y=1		THEN LEFT HAL			F999:70	273	DFB	\$70		
F962:	216 ;		(X=INDEX)			F99A:01	274	DFB	\$01		
F962:	217 *		(A THODA)			F99B:22	275	DFB	\$22		
F962:0F	218 FMT1	DFB	SOF			F99C:FF	276	DFB	SFF		
		DFB	\$22			F99D:33	277	DFB	\$33		
F963:22	219		\$FF			F99E:CB	278	DFB	\$CB		
F964:FF	220	DFB				F99F:60	279	DFB	\$ 60		
F965:33	221	DFB	\$33			F9A0:FF	280	DFB	SFF		
F966:CB	222	DFB	\$CB			F9A1:70	281	DFB	\$70		
F967:62	223	DFB	\$62			F9A2:24	282	DFB	\$24		
F968:FF	224	DFB	\$FF				283	DFB	\$31		
F969:73	225	DFB	\$73			F9A3:31		DFB	\$65		
F96A:03	226	DFB	\$03			F9A4:65	284				
F96B:22	227	DFB	\$22			F9A5:78	285	DFB	\$78		
F96C:FF	228	DFB	ŞFF			F9A6:	286 ; ZZXX				
F96D:33	229	DFB	\$33			F9A6:00	287 FMT2	DFB	\$00	;ERR	
F96E:CB	230	DFB	\$CB			F9A7:21	288	DFB	\$21	;IMM	
F96F:66	231	DFB	\$66			F9A8:81	289	DFB	\$81	; Z-PAGE	
F970:FF	232	DFB	SFF			F9A9:82	290	DFB	\$82	;ABS	
F971:77	233	DFB	\$77			F9AA:59	291	DFB	\$59	; (ZPAG, X)	
F972:0F	234	DFB	SOF			F9AB:4D	292	DFB	\$4D	; (ZPAG), Y	
1712.01	201	DID	4.01								

20-OCT-86 06:41 PAGE 72

21 AUTOST1	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 73	21 AUTOST1	Apple //c F8	monite	or firmware		20-OCT-8	06:41 PAG	SE 74
F9AC:91	293	DFB	\$91	; ZP AG, X	F9E4:A5	351	DFB	\$A5				
F9AD:92	294	DFB	\$92	; ABS, X	F9E5:69	352	DFB	\$69				
F9AE:86	295	DFB	\$86	;ABS,Y	F9E6:24	353	DFB	\$24				
	296	DFB	\$4A	; (ABS)	F9E7:24	354	DFB	\$24	;	(B) FORM	T	
F9AF:4A	290	DFB	\$85	; (ABS) ; ZPAG, Y	F9E8 ;AE	355	DFB	SAE				
F9B0:85			\$9D	; RELATIVE	F9E9:AE	356	DFB	SAE				
F9B1:9D	298	DFB			F9EA:A8	357	DFB	SA8				
F9B2:49	299	DFB	\$49	; (ZPAG) (new)	F9EB:AD	358	DFB	\$AD				
F9B3:5A	300	DFB	\$5A	; (ABS, X) (new)	F9EC:29	359	DFB	\$29				
F9B4:	301 *				F9ED:8A	360	DFB	\$8A				
F9B4:D9	302 CHAR2	DFB	\$D9	;'Y'	F9EE:7C	361	DFB	\$7C				
F9B5:00	303	DFB	\$00	; (byte F of FMT2)	F9EF:8B	362	DFB	\$8B		(C) FORM	T	
F9B6:D8	304	DFB	\$D8	;'Y'		363	DFB	\$15	,	(C) TORM	11	
F9B7:A4	305	DFB	\$A4	;' \$'	F9F0:15	364	DFB	\$9C				
F9B8:A4	306	DFB	\$A4	;'\$'	F9F1:9C	365	DFB	\$6D				
F9B9:00	307	DFB	\$00		F9F2:6D	366	DFB	\$9C				
F9BA:	308 *				F9F3:9C	300	DFB	\$9C \$A5				
F9BA:AC	309 CHAR1	DFB	\$AC	;*,*	F9F4:A5	367						
F9BB:A9	310	DFB	\$A9	;')'	F9F5:69	368	DFB	\$69				
F9BC:AC	311	DFB	\$AC	;','	F9F6:29	369	DFB	\$29			m	
F9BD:A3	312	DFB	\$A3	;'#'	F9F7:53	370	DFB	\$53	;	(D) FORM	AT	
F9BE:A8	313	DFB	\$A8	;' ('	F9F8:84	371	DFB	\$84				
F9BF:A4	314	DFB	\$A4	;'\$'	F9F9:13	372	DFB	\$13				
F9C0:1C	315 MNEML	DFB	\$1C		F9FA:34	373	DFB	\$34				
F9C1:8A	316	DFB	\$8A		F9FB:11	374	DFB	\$11				
F9C2:1C	317	DFB	\$1C		F9FC:A5	375	DFB	\$A5				
F9C3:23	318	DFB	\$23		F9FD:69	376	DFB	\$69				
F9C4:5D	319	DFB	\$5D		F9FE:23	377	DFB	\$23	;	(E) FOR	IAT	
F9C5:8B	320	DFB	\$8B		F9FF:A0	378	DFB	\$A0				
F9C6:1B	321	DFB	\$1B		FA00:	379 *						
F9C7:A1	322	DFB	\$A1		FA00:D8	380 MNEMR	DFB	\$D8				
F9C8:9D	323	DFB	\$9D		FA01:62	381	DFB	\$62				
F9C9:8A	324	DFB	\$8A		FA02:5A	382	DFB	\$5A				
F9CA:1D	325	DFB	\$1D		FA03:48	383	DFB	\$48				
F9CB:23	326	DFB	\$23		FA04:26	384	DFB	\$26				
F9CC:9D	327	DFB	\$9D		FA05:62	385	DFB	\$62				
F9CD:8B	328	DFB	\$8B		FA06:94	386	DFB	\$94				
F9CE:1D	329	DFB	\$1D		FA07:88	387	DFB	\$88				
F9CF:A1	330	DFB	\$A1		FA08:54	388	DFB	\$54				
F9D0:1C	331	DFB	\$1C	; BRA	FA09:44	389	DFB	\$44				
F9D1:29	332	DFB	\$29	, Diai	FA0A:C8	390	DFB	\$C8				
F9D2:19	333	DFB	\$19		FAOB:54	391	DFB	\$54				
F9D3:AE	334	DFB	ŞAE		FAOC:68	392	DFB	\$68				
F9D4:69	335	DFB	\$69		FAOD:44	393	DFB	\$44				
F9D5:A8	336	DFB	\$A8		FAOE:E8	394	DFB	\$E8				
F9D6:19	337	DFB	\$19		FAOF:94	395	DFB	\$94				
F9D7:23	338	DFB	\$23		FA10:C4	396	DFB	\$C4	; B	RA		
F9D8:24	339	DFB	\$24		FA11:B4	397	DFB	\$B4				
F9D9:53	340	DFB	\$53		FA12:08	398	DFB	\$08				
F9DA:1B	341	DFB	\$1B		FA13:84	399	DFB	\$84				
	342	DFB	\$23		FA14:74	400	DFB	\$74				
F9DB:23		DFB	\$23		FA15:B4	401	DFB	\$B4				
F9DC:24	343 344	DFB	\$24 \$53		FA16:28	402	DFB	\$28				
F9DD:53			\$53 \$19		FA17:6E	403	DFB	\$6E				
F9DE:19	345	DFB		(A) FORMAT ADOUT	FA18:74	404	DFB	\$74				
F9DF:A1	346	DFB	\$A1	; (A) FORMAT ABOVE	FA19:F4	405	DFB	\$F4				
F9E0:AD	347	DFB	\$AD	; TSB	FAIA:CC	406	DFB	SCC				
F9E1:1A	348	DFB	\$1A		FA1B:4A	407	DFB	\$4A				
F9E2:5B	349	DFB	\$5B		FAIC:72	408	DFB	\$72				
F9E3:5B	350	DFB	\$5B		1110.12	100	DID	412				
					1							

436	21 AUTOST1	Apple //c F	8 monitor firmware	20-OCT-86 06:41 PAGE 75	21 AUTOST1	Apple //c F8	monitor firmware	20-OCT-86 06:41 PAGE 76
0	FA1D:F2	409	DFB \$F2		FA56:6C F0 03	467	JMP (BRKV)	call BRK HANDLER
	FA1E:A4	410	DFB \$A4		FA59:	468 *	in (biait)	,
	FA1F:8A	411	DFB \$8A	; (A) FORMAT	FA59:20 82 F8	469 OLDBRK	JSR INSDS1	PRINT USER PC
	FA20:06	412	DFB \$06	; TSB	FA5C:20 DA FA	470	JSR RGDSP1	; AND REGS
	FA21:AA	413	DFB \$AA		FA5F:4C 65 FF	471	JMP MON	;GO TO MONITOR (NO PASS GO, NO \$200!)
	FA22:A2	414	DFB \$A2		FA62:	472 *		
	FA23:A2	415	DFB \$A2		FA62:D8	473 RESET	CLD	;DO THIS FIRST THIS TIME
	FA24:74	416	DFB \$74		FA63:20 84 FE	474	JSR SETNORM	
	FA25:74	417	DFB \$74		FA66:20 2F FB	475	JSR INIT	
	FA26:74	418	DFB \$74		FA69:20 4D CE	476	JSR ZZQUIT	;+ Setvid & Setkbd
	FA27:72	419	DFB \$72 DFB \$44	; (B) FORMAT	FA6C:20 40 C7	477	JSR INITMOUSE	; initialize the mouse
	FA28:44 FA29:68	420 421	DFB \$68		FA6F:20 04 CC	478	JSR CLRPORT	; clear port setup bytes
	FA29:68 FA2A:B2	421	DFB \$B2		FA72:9C FC 04	479	STZ ACIABUF	; and the commahead buffer
	FA2B:32	422	DFB <sup>®</sup> \$32		FA75:AD 5F CO	480 481	LDA SETAN3 JSR RESET.X	; AN3 = TTL HI ; initialize other devices
	FA2C:B2	424	DFB \$B2		FA78:20 BD FA	481	BIT KBDSTRB	; CLEAR KEYBOARD
	FA2D:72	425	DFB \$72		FA7B:2C 10 C0 FA7E:80 05 FA85		BRA BEEPSKIP	;+ Bell already beeped
	FA2E:22	426	DFB \$22		FA80:EA	484	NOP	;+ align code
	FA2F:72	427	DFB \$72	; (C) FORMAT	FA81:D8	485 NEWMON	CLD	, allyn couc
	FA30:1A	428	DFB \$1A	, , , , , , , , , , , , , , , , , , , ,	FA82:20 3A FF	486	JSR BELL	; CAUSES DELAY IF KEY BOUNCES
	FA31:1A	429	DFB \$1A		FA85:AD F3 03	487 BEEPSKIP		IS RESET HI
	FA32:26	430	DFB \$26		FA88:49 A5	488	EOR #\$A5	A FUNNY COMPLEMENT OF THE
	FA33:26	431	DFB \$26		FA8A:CD F4 03	489	CMP PWREDUP	: PWR UP BYTE ???
	FA34:72	432	DFB \$72		FA8D:D0 17 FAA6		BNE PWRUP	; NO SO PWRUP
	FA35:72	433	DFB \$72		FA8F:AD F2 03	491	LDA SOFTEV	; YES SEE IF COLD START
	FA36:88	434	DFB \$88		FA92:D0 OF FAA3	492	BNE NOFIX	; HAS BEEN DONE YET?
	FA37:C8	435	DFB \$C8	; (D) FORMAT	FA94:A9 E0	493	LDA \$\$E0	; DOES SEV POINT AT BASIC?
	FA38:C4	436	DFB \$C4		FA96:CD F3 03	494	CMP SOFTEV+1	
	FA39:CA	437	DFB \$CA		FA99:D0 08 FAA3		BNE NOFIX	; YES SO REENTER SYSTEM
	FA3A:26	438	DFB \$26		FA9B:A0 03	496 FIXSEV	LDY #3	; NO SO POINT AT WARM START
	FA3B:48	439	DFB \$48		FA9D:8C F2 03	497	STY SOFTEV	; FOR NEXT RESET
	FA3C:44	440	DFB \$44		FAA0:4C 00 E0	498	JMP BASIC	; AND DO THE COLD START
	FA3D:44	441 442	DFB \$44 DFB \$A2		FAA3:	499 *	70 (0077711)	
	FA3E:A2 FA3F:C8	442	DFB \$C8	; (E) FORMAT	FAA3:6C F2 03	500 NOFIX	JMP (SOFTEV)	
	FA40:	444 *	DID 400	, (E) FORMAT	FAA6: FAA6:20 CA FC	501 * 502 PWRUP	JSR COLDSTART	"Track monormy init ports
	FA40:85 45	445 IRO	STA \$45	:+ Trash \$45 for those who want it		502 PWROP 503 SETPG3	EQU *	;Trash memory, init ports ; SET PAGE 3 VECTORS
	FA42:A5 45	446	LDA \$45	;+	FAA9:A2 05	504	LDX #5	, BET THE 5 VECTORS
	FA44:4C 03 C8	447	JMP NEWIRQ	;+	FAAB:BD FC FA	505 SETPLP	LDA PWRCON-1,X	; WITH CNTRL B ADRS
	FA47:	448 *	•		FAAE:9D EF 03	506	STA BRKV-1.X	; OF CURRENT BASIC
	FA47:	449 *			FAB1:CA	507	DEX	,
	FA47:			interrupt handler which has		508	BNE SETPLP	
	FA47:			default state and encoded	FAB4:A9 C4	509	LDA #\$C4	; LOAD HI SLOT +1
	FA47:			ator. Software that wants	FAB6:80 5A FB12	510	BRA PWRUP2	; branch around mnemonics
	FA47:			sing full system resources	FAB8:	511 *		
	FA47:		estore the machine	state from this value.	FAB8:		ion to MNEML (left	mnemonics)
	FA47:	455 *			FAB8:	513 *		
	FA47:85 44	456 NEWBRK 457	STA MACSTAT PLY	; save state of machine	FAB8:8A	514	DFB \$8A	; PHY
	FA49:7A	457	PLX	;restore registers for save	FAB9:8B	515	DFB \$8B	;PLY
	FA4A:FA FA4B:68	459	PLA		FABA:A5	516	DFB \$A5	; STZ
	FA4C:	460 *	r un		FABB:AC	517	DFB \$AC	; TRB
	FA4C:28	461 BREAK	PLP	;Note: same as old BREAK routine!!	FABC:00 FABD:	518 519 *	DFB \$00	;???
	FA4D:20 4A FF	462	JSR SAVE	; save reg's on BRK	FABD: FABD:		tension to the mor	nitor reset routine (\$FA62)
	FA50:68	463	PLA	; including PC	FABD:			If both are pressed, it goes
	FA51:85 3A	464	STA PCL	, including to	FABD:			If the open apple key only is
	FA53:68	465	PLA		FABD:			tively trashed and a cold start
	FA54:85 3B	466	STA PCH		FABD:	524 * is done		rior, crashed and a core scare
					THUV.	323 15 UOIR		

21 AUTOST1	Apple //c F8 monite	or firmware	20-OCT-86 06:41 PAGE 77
FABD:	525 *		
FABD:A9 FF	526 RESET.X LDA	#SFF	
FABF:8D FB 04	527 STA	VMODE	;initialize mode
FAC2:20 3A FF	528 JSR	BELL	;+ Need bell delay for 3.5" drive
FAC5:20 F8 C5	529 JSR	PCNVRST	;+ Reset protocol converter
FAC8:0E 62 C0	530 ASL	BUTN1	,
FACB:2C 61 CO	531 BIT	BUTNO	
FACE:10 5E FB2E	532 BPL	RTS2D	
FAD0:90 D4 FAA6		PWRUP	;open apple only, reboot
FAD2:4C C1 C7	534 JMP	BANGER -	; both apples, exercise 'er
FAD5 : EA	535 NOP	DILIODIN	;+ align code
FAD6:EA	536 NOP		;+
FAD7:20 8E FD	537 REGDSP JSR	CROUT	DISPLAY USER REG CONTENTS
FADA:A9 44	538 RGDSP1 LDA	#\$44	WITH LABELS
FADC:85 40	539 STA	A3L	;Memory state now printed
FADE:A9 00	540 LDA	#\$00	Manory scace now princed
FAE0:85 41	541 STA	A3H	
FAE2:A2 FA	542 LDX	#\$FA	
FAE4:A9 A0	543 RDSP1 LDA	#\$A0	
FAE6:20 ED FD	544 JSR	COUT	
FAE9:BD 9A CE	545 LDA	RTBL-\$FA, X	
FAEC:20 ED FD	546 JSR	COUT	
FAEF:A9 BD	547 LDA	#\$BD	
FAF1:20 ED FD	548 JSR	COUT	
FAF4:B5 4A	549 LDA		
FAF6:80 0A FB02		ACC+5,X RGDSP2	inche room for momentes
FAF8:	551 *	RGDSFZ	;make room for mnemonics
FAF8:		F new mnomonics	, indexed from MNEMR
FAF8:	553 *	I new mnemonics	, Indexed IION MNLMK
FAF8:74	554 DFB	\$74	; PHY
FAF9:74	555 DFB	\$74	PLY
FAFA:76	556 DFB	\$76	; STZ
FAFB:C6	557 DFB	\$C6	; TRB
FAFC:00	558 DFB	\$00	;???
FAFD:	559 *	200	,
FAFD:59 FA	560 PWRCON DW	OLDBRK	
FAFF:00 E0 45	561 DFB	\$00, \$E0, \$45	
FB02:	562 *	400,460,443	
FB02:20 DA FD	563 RGDSP2 JSR	PRBYTE	
FB05:E8	564 INX	INDIID	
FB06:30 DC FAE4	565 BMI	RDSP1	
FB08:60	566 RTS	KD511	
FB09:	567 *		
FB09:C1 F0 F0 EC	568 TITLE ASC	'Apple	1('
FB11:C4	569 DFB	\$C4	;optional filler
FB12:	570 *	<b>VC1</b>	,opcional liller
FB12:86 00	571 PWRUP2 STX	LOC0	; SETPG3 MUST RETURN X=0
FB14:85 01	572 STA	LOC1	; SET PTR H
FB16:20 60 FB	573 JSR	APPLEII	; Display our banner
FB19:6C 00 00	574 JMP	(LOC0)	JUMP \$C600
FB1C:00	575 BRK	170001	10011 40000
FB1D:00	576 BRK		
FB1E:	577 *		
FB1E:4C 00 C9	578 PREAD JMP	MPADDLE	;read mouse paddle
FB21:A0 00	579 LDY	#\$00	; INIT COUNT
FB23:EA	580 NOP		COMPENSATE FOR 1ST COUNT
FB24:EA	580 NOP		, comparents for 151 COURT
FB25:BD 64 C0	582 PREAD2 LDA	PADDLO, X	;COUNT Y-REG EVERY 12 USEC.
		1.1001014	, occur i and hear is unde.

21 AUTOST1		Apple //c F8	monitor firmware	20-OCT-86 06:41 PAGE 78
FB28:10 04 FB2A:C8	FB2E	583 584	BPL RTS2D INY	
FB2B:D0 F8 FB2D:88	FB25	585 586	BNE PREAD2 DEY RTS	;EXIT AT 255 MAX
FB2E:60 FB2F:		587 RTS2D 61	INCLUDE AUTOST2	

22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 79	22 AUTOST2	Apple //c F	8 monito	or firmware	20-OCT-86 06:41 PAGE 80
FB2F:	2 *				FBA6:2C 1F CO	60	BIT	RD80VID	; but only if not 80 columns
FB2F:A9 00	3 INIT	LDA	#\$00	CLR STATUS FOR DEBUG SOFTWARE	FBA9:30 05 FBB0.	61	BMI	NEWADV1	;=>80 columns, leav'em
FB31:85 48	4	STA	STATUS		FBAB:8D 7B 04	62	STA	OLDCH	
FB33:AD 56 CO	5	LDA	LORES		FBAE:85 24	63	STA	CH	
FB36:AD 54 C0	6	LDA	TXTPAGE1	; INIT VIDEO MODE	FBB0:80 46 FBF8	64 NEWADV1	BRA	ADV2	; check for CR
FB39:AD 51 C0	7 SETTXT	LDA	TXTSET	SET FOR TEXT MODE	FBB2:	65 *			
FB3C:A9 00	8	LDA	#\$00	FULL SCREEN WINDOW	FBB2:EA	66	NOP		
FB3E:FO OB FB4B	9	BEO	SETWND		FBB3:	67 *			
FB40:AD 50 CO	10 SETGR	LDA	TXTCLR	SET FOR GRAPHICS MODE	FBB3:06	68 F8VERSI	ON DFB	GOODF8	;//e, chels ID byte
FB43:AD 53 CO	11	LDA	MIXSET	LOWER 4 LINES AS TEXT WINDOW	FBB4:	69 *			
FB46:20 36 F8	12	JSR	CLRTOP		FBB4:10 06 FBBC	70 DOCOUT1		DCX	;=>video firmware active, no mask
FB49:A9 14	13	LDA	#\$14		FBB6:C9 A0	71	CMP	#\$A0	; is it control char?
FB4B:85 22	14 SETWND	STA	WNDTOP	;SET WINDOW	FBB8:90 02 FBBC	72	BCC	DCX	;=>yes, no mask
FB4D:EA	15	NOP	MIDIOL	,	FBBA:25 32	73	AND	INVFLG	;else apply inverse mask
FB4E:EA	16	NOP			FBBC:4C F6 FD	74 DCX	JMP	COUTZ	; and print character
FB4F:20 OA CE	17	JSR	WNDREST	;40/80 column width	FBBF:03	75	dfb	\$03	;revision byte
FB52:80 05 FB59	18	BRA	VTAB23		FBC0:	76 *			
FB54:	19 *				FBC0:00	77	DFB	\$00	;chels ID byte
FB54:09 80	20 DOCTL	ORA	#\$80	controls need high bit	FBC1:	78 *			-
FB56:4C 54 CD	21	JMP	CTLCHAR0	execute control char	FBC1:48	79 BASCALC			; CALC BASE ADDR IN BASL, H
FB59:	22 *				FBC2:4A	80	LSR	A	FOR GIVEN LINE NO.
FB59:A9 17	23 VTAB23	LDA	#\$17	VTAB TO ROW 23	FBC3:29 03	81	AND	#\$03	; 0<=LINE NO.<=\$17
FB5B:85 25	24 TABV	STA	CV	VTABS TO ROW IN A-REG	FBC5:09 04	82	ORA	#\$04	;ARG=000ABCDE, GENERATE
FB5D:4C 22 FC	25	JMP	VTAB	;don't set OURCV!!	FBC7:85 29	83	STA	BASH	; BASH=000001CD
FB60:	26 *			consistent of intervenue (account of the control of the contr	FBC9:68	84	PLA		; AND
FB60:20 58 FC	27 APPLEII	JSR	HOME	CLEAR THE SCRN	FBCA:29 18	85	AND	#\$18	; BASL=EABAB000
FB63:A0 09	28	LDY	#9		FBCC:90 02 FBD0		BCC	BASCLC2	
FB65:B9 BA C5	29 STITLE	LDA	APPLE2C-1,Y	;GET A CHAR	FBCE:69 7F	87	ADC	#\$7F	
FB68:99 OD 04	30	STA	LINE1+13,Y	;PUT IT AT TOP CENTER OF SCREEN	FBD0:85 28	88 BASCLC2		BASL	
FB6B:88	31	DEY			FBD2:0A	89	ASL	λ	
FB6C:D0 F7 FB65	32	BNE	STITLE		FBD3:0A	90	ASL	A	
FB6E:60	33	RTS			FBD4:05 28	91	ORA	BASL	
FB6F:	34 *				FBD6:85 28	92	STA	BASL	
FB6F: AD F3 03	35 SETPWRC	LDA	SOFTEV+1	; ROUTINE TO CALCULATE THE 'FUNNY	FBD8:60	93	RTS		
FB72:49 A5	36	EOR	#\$A5	COMPLEMENT' FOR THE RESET VECTOR	FBD9:	94 *			-BRIT CHARA (COMMENT C)
FB74:8D F4 03	37	STA	PWREDUP		FBD9:C9 87	95 CHKBELI		#\$87	;BELL CHAR? (CONTROL-G); NO, RETURN.
FB77:60	38	RTS			FBDB:D0 12 FBEF		BNE	RTS2B	; YES
FB78:	39 *				FBDD:A9 40	97 BELL1	LDA JSR	#\$40 WAIT	DELAY .01 SECONDS
FB78: FB78	40 VIDWAIT	EQU	*	;CHECK FOR A PAUSE (CONTROL-S).	FBDF:20 A8 FC	98		#\$C0	DEDAL OI SECONDS
FB78:C9 8D	41	CMP	#\$8D.	ONLY WHEN I HAVE A CR	FBE2:A0 CO	99 100 BELL2	LDY LDA	#\$C0 #\$0C	TOGGLE SPEAKER AT 1 KHZ
FB7A:D0 18 FB94	42	BNE	NOWAIT	;NOT SO, DO REGULAR	FBE4:A9 OC	100 82152	JSR	WAIT	; FOR .1 SEC.
FB7C:AC 00 C0	43	LDY	KBD	;IS KEY PRESSED?	FBE6:20 A8 FC	101	LDA	SPKR	, FOR .1 5EC.
FB7F:10 13 FB94	44	BPL	NOWAIT	;NO.	FBE9:AD 30 CO	102	DEY	SINK	
FB81:C0 93	45	CPY	#\$93	;YES IS IT CTRL-S?	FBEC:88 FBED:D0 F5 FBE4		BNE	BELL2	
FB83:D0 OF FB94		BNE	NOWAIT	;NOPE - IGNORE		• 105 RTS2B	RTS	DEDDE	
FB85:2C 10 C0	47	BIT	KBDSTRB	CLEAR STROBE	FBEF:60 FBF0:	106 *	K13		
FB88:AC 00 C0	48 KBDWAIT	LDY	KBD	WAIT TILL NEXT KEY TO RESUME		107 STORAD	LDY	CH	;get 40 column position
FB8B:10 FB FB88	49	BPL	KBDWAIT	WAIT FOR KEYPRESS	FBF0:A4 24 FBF2:91 28	108	STA	(BASL), Y	and store
FB8D:C0 83	50	CPY	#\$83	; IS IT CONTROL-C?	FBF4:E6 24	109 ADVANCE		CH	; increment cursor
FB8F:F0 03 FB94		BEQ	NOWAIT	;YES, SO LEAVE IT ;CLR STROBE	FBF6:A5 24	110	LDA	CH	, 1
FB91:2C 10 C0	52	BIT	KBDSTRB	;CLK STROBE ;is video firmware active?	FBF8:C5 21	111 ADV2	CMP	WNDWDTH	BEYOND WINDOW WIDTH?
FB94:2C 7B 06	53 NOWAIT	BIT	VFACTV	; s video firmware active: ;=>no, do normal 40 column		112	BCS	CR	; YES, CR TO NEXT LINE.
FB97:30 64 FBFD		BMI BIT	VIDOUT #\$60	; is it a control?	FBFC:60	113 RTS3	RTS	2	; NO, RETURN.
FB99:89.60	55	BEO	#\$60 DOCTL	; s it a control: ;=>yes, do it	FBFD:	114 *			·
FB9B:F0 B7 FB54		JSR	STORCH	;print w/inverse mask	FBFD:C9 A0	115 VIDOUT	CMP	#\$A0	CONTROL CHAR?
FB9D:20 B8 C3	57 58 NEWADV	INC	OURCH	advance cursor		116	BCS	STORADV	; NO, OUTPUT IT.
FBA0:EE 7B 05	58 NEWADV	LDA	OURCH	; and update others	FC01:A8	117	TAY		;INVERSE VIDEO?
FBA3:AD 7B 05	33	NOU	OVICII	Jana aparte venero					
					1				

22 AUTOST2 Ap	pple //c F8 monit	or firmware	20-OCT-86 06:41 PAGE 81	22 AUTOST2	Apple //c F8 m	nonito	r firmware	20-OCT-86 06:41 PAGE 82
FC02:10 EC FBF0 11		STORADV	; YES, OUTPUT IT.	FC60:80 E2 FC44 FC62:	176 177 *	BRA	CLREOP2	;before clearing page
FC04:C9 8D 11	19 VIDOUT1 CMP	#\$8D	;CR?	FC62:80 OF FC73		BRA	NEWCR	;only LF if not Pascal
FC06:F0 6B FC73 12		NEWCR	;Yes, use new routine	FC64:00	179 CK	BRK	NEWCR	, only if it not rastal
FC08:C9 8A 12	21 CMP	#\$8A	;LINE FEED?		180	BRK		
FC0A:F0 5A FC66 12	22 BEQ	LF	; IF SO, DO IT.	FC65:00		BKK		
FC0C:C9 88 12	23 CMP	#\$88	;BACK SPACE? (CONTROL-H)	FC66:	181 *			
FCOE:DO C9 FBD9 12		CHKBELL	; NO, CHECK FOR BELL.	FC66:E6 25	182 LF	INC	CV	; INCR CURSOR V. (DOWN 1 LINE)
	25 BS JSR	DECCH	decrement all cursor H indices	FC68:A5 25	183	LDA	CV	
FC13:10 E7 FBFC 12		RTS3	; IF POSITIVE, OK; ELSE MOVE UP.	FC6A:C5 23	184	CMP	WNDBTM	;OFF SCREEN?
FC15:A5 21 12		WNDWDTH	get window width,	FC6C:90 1A FC88	185	BCC	NEWVTABZ	;set base+WNDLFT
		WDTHCH	and set CH's to WNDWDTH-1	FC6E:C6 25	186	DEC	CV	;DECR CURSOR V. (BACK TO BOTTOM)
FC17:20 EB FE 12				FC70:	187 *			
	29 UP LDA	WNDTOP	;CURSOR V INDEX	FC70:4C 35 CB	188 SCROLL	JMP	SCROLLUP	;scroll the screen
FC1C:C5 25 13		CV		FC73:	189 *	014	bonobavi	,
FC1E:B0 DC FBFC 13		RTS3	;top line, exit	FC73:20 E9 FE	190 NEWCR	JSR	CLRCH	;set CH's to 0
FC20:C6 25 13	32 DEC	CV	; not top, go up one		190 NEWCK	BIT	VMODE	; is it Pascal?
FC22: 13	33 *			FC76:2C FB 04				
FC22:80 62 FC86 13	34 VTAB BRA	NEWVTAB	; go update OURCV	FC79:10 0A FC85		BPL	CRRTS	;pascal, no LF
FC24:20 C1 FB 13	35 VTABZ JSR	BASCALC	; calculate the base address	FC7B:20 44 FD	193	JSR	NOESCAPE	;else clear escape mode
FC27:A5 20 13		WNDLFT	get the left window edge	FC7E:80 E6 FC66		BRA	LF	;then do LF
FC29:2C 1F C0 13		RD80VID	:80 columns?	FC80:	195 *			
FC2C:10 02 FC30 13		VTAB40	;=>no, left edge ok	FC80:BD 15 FF	196 GETINDX	LDA	INDX, X	;lookup index for mnemonic
FC2E:4A 13		A	divide width by 2	FC83:A0 00	197	LDY	#0	;exit with BEQ
		A	prepare to add	FC85:60	198 CRRTS	RTS		
FC2F:18 14		<b>D</b> 101	; add width to base	FC86:	199 *			
	41 VTAB40 ADC	BASL	;add width to base	FC86:A5 25	200 NEWVTAB	LDA	CV	;update //e CV
FC32:85 28 14		BASL		FC88:8D FB 05	201 NEWVTABZ		OURCV	, ,
	13 RTS4 RTS				202	BRA	VTABZ	and calc base+WNDLFT
	44 *			FC8D:	203 *	DIN	4 TUDA	Jana care babermobili
FC35: 14	15 * NEWOPS trans	lates the opcod	le in the Y register		204 NEWCLREOL	TCD	GETCUR	;get current cursor
			nd returns with Z=1.	FC8D:20 9D CC			#SA0	;get a blank
FC35: 14	7 * If Y is not	a new opcode, 2	=0.	FC90:A9 A0	205 NEWCLEOLZ			
FC35: 14	48 *			FC92:2C 7B 06	206	BIT	VFACTV	; if video firmware active,
FC35:98 14	19 NEWOPS TYA		;get the opcode		207	BMI	NEWC1	;=>don't use inverse mask
FC36:A2 16 15		INUMOPS	check through new opcodes	FC97:25 32	208	AND	INVFLG	
	51 NEWOP1 CMP	OPTBL, X	;does it match?	FC99:4C C2 CB	209 NEWC1	JMP	DOCLR	;go do clear
FC3B:F0 43 FC80 15		GETINDX	;=>yes, get new index	FC9C:	210 *			
FC3D:CA 15		OBTINDA	, · Job, get new incom	FC9C:80 EF FC8D	211 CLREOL	BRA	NEWCLREOL	;get cursor and clear
FC3E:10 F8 FC38 15		NEWOP1	;else check next one	FC9E:80 F0 FC90	212 CLEOLZ	BRA	NEWCLEOLZ	; clear from Y
		NEWOFI	not found, exit with BNE	FCA0:	213 *			
FC40:60 15			, not round, exit with BME	FCA0:A0 00	214 CLRLIN	LDY	<b>#</b> 0	clear entire line
	6 *				215	BRA	NEWCLEOLZ	
FC41:00 15				FCA4:	216 *			
	58 *			FCA4:7C 2A CD	217 CTLDO	JMP	(CTLADR, X)	;jump to proper routine
FC42:80 19 FC5D 15	59 CLREOP BRA	CLREOP1	ESC F IS CLR TO END OF PAGE				(ormonyny	, jump to propor record
			·	FCA7.				
	50 CLREOP2 LDA	CV	· Support for append support station product product attraction	FCA7:	218 *	NOP		
FC46:48 16	51 CLEOP1 PHA	CV	; SAVE CURRENT LINE NO. ON STACK	FCA7 : EA	218 * 219	NOP		
	51 CLEOP1 PHA	CV VTABZ	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS	FCA7:EA FCA8:	218 * 219 220 *			
FC46:48 16	51 CLEOP1 PHA 52 JSR	CV	; SAVE CURRENT LINE NO. ON STACK	FCA7:EA FCA8: FCA8:38	218 * 219 220 * 221 WAIT	SEC		
FC46:48 16 FC47:20 24 FC 16 FC4A:20 9E FC 16	51 CLEOP1 PHA 52 JSR 53 JSR	CV VTABZ	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS	FCA7:EA FCA8: FCA8:38 FCA9:48	218 * 219 220 * 221 WAIT 222 WAIT2	SEC PHA		
FC46:48         16           FC47:20         24         FC         16           FC4A:20         9E         FC         16           FC4D:A0         00         16	51 CLEOP 1         PHA           52         JSR           53         JSR           54         LDY	CV VTABZ CLEOLZ	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY)	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA9:48 FCAA:E9 01	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3	SEC PHA SBC	¥\$01	
FC46:48         16           FC47:20         24         FC         16           FC4A:20         9E         FC         16           FC4D:A0         00         16         FC4F:68         16	51         CLEOP 1         P HA           52         JSR         JSR           53         JSR         JSR           54         LDY         JSS           55         P LA         Integral	CV VTABZ CLEOLZ #\$00	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX=0 FOR REST	FCA7:EA FCA8: FCA8:38 FCA9:48 FCAA:E9 01 FCAA:E9 01 FCAC:D0 FC FCAA	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224	SEC PHA SBC BNE	<b>∦</b> \$01 WAIT3	;1.0204 USEC
FC46:48         16           FC47:20         24         FC         16           FC47:20         9E         FC         16           FC40:A0         00         16         FC4F:68         16           FC50:1A         16         FC50:1A         16	51         CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC	CV VTABZ CLEOLZ #\$00 A	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX-0 FOR REST ;INCREMENT CURRENT LINE NO.	FCA7:EA FCA8: FCA8:38 FCA9:48 FCAA:E9 01 FCAC:D0 FC FCAA FCAE:68	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225	SEC PHA SBC BNE PLA	WAIT3	;1.0204 USEC ;(13+2712*A+512*A*A)
FC46:48         16           FC47:20         24         FC         16           FC4A:20         9E         FC         16           FC4D:A0         00         16         FC4F:68         16           FC50:1A         16         FC51:C5         23         16	51 CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP	CV VTABZ CLEOLZ #\$00 A WNDBTM	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX=0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDOW?	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA3:E9 01 FCAC:D0 FC FCAA FCAE:68 FCAF:E9 01	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226	SEC PHA SBC BNE PLA SBC	WAIT3 #\$01	
FC46:48         16           FC47:20 24 FC         16           FC4A:20 9E FC         16           FC4D:A0 00         16           FC4F:68         16           FC51:C5 23         16           FC53:90 F1         FC46           FC53:90 F1         FC46	51 CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP           58         BCC	CV VTABZ CLEOLZ #\$00 A WNDBTM CLEOP1	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX=0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDOW? ; NO, KEEP CLEARING LINES.	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA3:E9 01 FCAC:D0 FC FCAA FCAE:68 FCAF:E9 01	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226 227	SEC PHA SBC BNE PLA SBC BNE	WAIT3	
FC46:48         16           FC47:20         24         FC         16           FC47:20         24         FC         16           FC47:20         24         FC         16           FC47:20         24         FC         16           FC4D:A0         00         16         16           FC4F:68         16         16         16           FC50:1A         16         16         16           FC53:20         F1         FC46         16           FC55:80         F1         FC46         16           FC55:80         CB         FC22         16	51         CLEOP1         PHA           52         JSR         53         JSR           53         JSR         54         LDY           55         PLA         55         PLA           56         INC         57         CMP           57         CMP         58         BCC           59         BCS         59         BCS	CV VTABZ CLEOLZ #\$00 A WNDBTM	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX=0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDOW?	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA4:E9 01 FCAC:D0 FC FCAA FCAE:68 FCAF:E9 01	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226	SEC PHA SBC BNE PLA SBC	WAIT3 #\$01	
FC46:48         16           FC47:20 24 FC 16         16           FC47:20 9E FC 16         16           FC4D:40 00         16           FC51:10         16           FC51:15 23         16           FC55:50 CB FC22 16         16           FC55:10 CB FC22 16         17	51 CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP           58         BCS           59         BCS           70         BRK	CV VTABZ CLEOLZ #\$00 A WNDBTM CLEOP1	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX=0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDOW? ; NO, KEEP CLEARING LINES.	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA9:48 FCA7:E9 01 FCA7:E9 01 FCA7:E9 01 FCA7:E9 01 FCB1:D0 F6 FCA9	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226 227	SEC PHA SBC BNE PLA SBC BNE	WAIT3 #\$01	
FC46:48         16           FC47:20         24         FC         16           FC4A:20         9E         FC         16           FC4D:A0         00         16         16           FC4F:68         16         16         16           FC51:1C5         23         16         16           FC53:90         F1         FC46         16           FC55:B0         CB         FC22         16           FC57:00         17         FC58:         17	51         CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP           58         BCC           59         BCS           70         BRK	CV VTABZ CLEOLZ #\$00 A WNDBTM CLEOP1 VTAB	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX=0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDOW? ; NO, KEEP CLEARING LINES. ; YES, TAB TO CURRENT LINE	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA7:E9 01 FCAC:D0 FC FCA7:E9 01 FCA7:E9 01 FCB7:E9 01 FCB7:E0 F6 FCA9 FCB3:60	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226 227 228 RTS6	SEC PHA SBC BNE PLA SBC BNE	WAIT3 #\$01	
FC46:48         16           FC47:20 24 FC         16           FC47:20 29 FC         16           FC4D:A0 00         16           FC4F:68         16           FC51:C5 23         16           FC53:90 F1         FC46           FC55:80 CB         FC22           FC55:80 CB         FC22           FC58:         17           FC58:20 A5 CD         17	51         CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP           58         BCC           59         BCS           70         BRK           71         *           72         HOME         JSR	CV VTABZ CLEOLZ #\$00 A WNDBTM CLEOP1 VTAB HOMECUR	; SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX-0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDON? ; NO, KEEP CLEARING LINES. ; YES, TAB TO CURRENT LINE ;move cursor home	FCA7:EA FCA8: 58 FCA8:38 FCA9:48 FCA4:E9 01 FCA2:00 FC FCAA FCAE:68 FCAF:E9 01 FCB1:D0 F6 FCA9 FCB3:60 FCB4: FCB4:E6 42	218 * 219 * 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226 227 228 RTS6 229 * 230 NXTA4	SEC PHA SBC BNE PLA SBC BNE RTS	WAIT3 #\$01 WAIT2	; (13+2712*A+512*A*A)
FC46:48         16           FC47:20         24         FC         16           FC47:20         24         FC         16           FC47:20         24         FC         16           FC4D:A0         00         16         16           FC50:1A         16         16         16           FC53:20         SF1         FC46         16           FC55:80         CB         FC22         16           FC57:00         17         17         1758:20         A5         CD         17           FC58:20         A5         CD         17         17         17         16         17	51         CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP           58         BCC           59         BCS           70         BRK           71         *           72         HOME         JSR           73         BRA	CV VTABZ CLEOLZ #\$00 A WNDBTM CLEOP1 VTAB	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX=0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDOW? ; NO, KEEP CLEARING LINES. ; YES, TAB TO CURRENT LINE	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA7:49 01 FCA2:D0 FC FCA2:D0 FC FCA9 FCA9 FCA9 FCA9 FCA9 FCB4 FCB4 FCB4 FCB4 FCB4 FCB4 FCB4 FCB4	218 * 219 * 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226 227 228 RTS6 229 * 230 NXTA4 231	SEC PHA SBC BNE PLA SBC BNE RTS INC	WAIT3 #\$01 Wait2 A4L NXTA1	;(13+2712*A+512*A*A) ;INCR 2-BYTE A4
FC46:48         16           FC47:20 24 FC         16           FC4A:20 9E FC         16           FC4D:A0 00         16           FC4F:68         16           FC51:C5 23         16           FC53:90 F1         FC46           FC55:B0 CB         FC22           FC58:20         17           FC58:20 A5 CD         17           FC58:80 C7         FC44           FC51:C5         17	51         CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP           58         BCC           59         BCS           70         BRK           71         *           72         HOME         JSR           73         BRA           74         *	CV VTABZ CLEOLZ #\$00 A WNDBTM CLEOP1 VTAB HOMECUR CLREOP2	;SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX-0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDOW? ; NO, KEEP CLEARING LINES. ; YES, TAB TO CURRENT LINE ;move cursor home ;then clear to end of page	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA9:48 FCA7:E9 01 FCA7:E9 01 FCA7:E9 01 FCA7:E9 01 FCB1:D0 F6 FCA9 FCB9:E0 FCB4:E6 FCB4:E6 42 FCB6:E0 02 FCB4	218 * 219 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226 227 228 RTS6 229 * 230 NXTA4 231 232	SEC PHA SBC BNE PLA SBC BNE RTS INC BNE INC	WAIT3 #\$01 WAIT2 A4L NXTA1 A4H	;(13+2712*A+512*A*A) ;INCR 2-BYTE A4 ; AND A1
FC46:48         16           FC47:20 24 FC         16           FC4A:20 9E FC         16           FC4D:A0 00         16           FC4F:68         16           FC51:52 33         16           FC53:90 F1         FC46           FC55:80 CB         16           FC57:00         17           FC58:20 A5 CD         17           FC58:80 E7 FC44         17           FC58:00         17           FC58:00         17	51         CLEOP1         PHA           52         JSR           53         JSR           54         LDY           55         PLA           56         INC           57         CMP           58         BCC           59         BCS           70         BRK           71         *           72         HOME         JSR           73         BRA	CV VTABZ CLEOLZ #\$00 A WNDBTM CLEOP1 VTAB HOMECUR	; SAVE CURRENT LINE NO. ON STACK ;CALC BASE ADDRESS ;CLEAR TO EOL. (SETS CARRY) ;CLEAR FROM H INDEX-0 FOR REST ;INCREMENT CURRENT LINE NO. ;DONE TO BOTTOM OF WINDON? ; NO, KEEP CLEARING LINES. ; YES, TAB TO CURRENT LINE ;move cursor home	FCA7:EA FCA8: FCA8:38 FCA9:48 FCA7:49 01 FCA2:D0 FC FCA2:D0 FC FCA9 FCA9 FCA9 FCA9 FCA9 FCB4 FCB4 FCB4 FCB4 FCB4 FCB4 FCB4 FCB4	218 * 219 * 220 * 221 WAIT 222 WAIT2 223 WAIT3 224 225 226 227 228 RTS6 229 * 230 NXTA4 231	SEC PHA SBC BNE PLA SBC BNE RTS INC BNE	WAIT3 #\$01 Wait2 A4L NXTA1	;(13+2712*A+512*A*A) ;INCR 2-BYTE A4

22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 83	22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 84
FCBC:C5 3E	234	CMP	A2L	; AND COMPARE TO A2	FD17:EA	292	NOP		
FCBE:A5 3D	235	LDA	AlB	; (CARRY SET IF >=)	FD18:	293 *			
FCC0:E5 3F	236	SBC	A2H		FD18:6C 38 00	294 KEYINO	JMP	(KSWL)	; GO TO USER KEY-IN
FCC2:E6 3C	237	INC	AlL		FD1B:	295 *			<b>6</b> . ) /
FCC4:D0 02 FCC8	238	BNE	RTS4B		FD1B:91 28	296 KEYIN	STA	(BASL),Y	;erase false images
FCC6:E6 3D	239	INC	A1H		FD1D:20 4C CC	297	JSR	SHOWCUR	display true cursor
FCC8:60	240 RTS4B	RTS			FD20:20 70 CC	298 DONXTCUR	JSR	UPDATE	;look for key, blink II cursor
FCC9:	241 *				FD23:10 FB FD20		BPL	DONXTCUR	;loop until keypress
FCC9:60	242 HEADR	RTS		;don't do it	FD25:48	300 GOTKEY	PHA		;save character
FCCA:	243 *				FD26:A9 08	301	LDA	#M.CTL	;were escapes enabled?
FCCA:A0 B0	244 COLDSTART	LDY	#\$B0	;let it precess down	FD28:2C FB 04	302	BIT	VMODE	8 0 <b></b>
FCCC:64 3C	245	STZ	AlL		FD2B:D0 1D FD4A		BNE	NOESC2	;=>no, there is no escape
FCCE:A2 BF	246	LDX	#\$BF	;start from BFXX down	FD2D:68	304	PLA		;yes, there may be a way out!!
FCD0:86 3D	247 BLAST	STX	A1H		FD2E:C9 9B	305	CMP	#ESC	;escape?
FCD2:A9 A0	248	LDA	#\$A0	;store blanks	FD30:D0 06 FD38	306	BNE	LOOKP ICK	;=>no escape
FCD4:91 3C	249	STA	(A1L),Y		FD32:4C CC CC	307	JMP	NEWESC	;=>go do escape sequence
FCD6:88	250	DEY			FD35:	308 *			1
FCD7:91 3C	251	STA	(A1L),Y		FD35:4C ED CC	309 RDCHAR	JMP	ESCRDKEY	;do RDKEY with escapes
FCD9:CA	252	DEX		; back down to next page	FD38:	310 *			
FCDA:E0 01	253	CPX	#1	;stay away from stack	FD38:2C 7B 06	311 LOOKPICK		VFACTV	;only process f.arrow
FCDC:D0 F2 FCD0	254	BNE	BLAST	;fall into COMINIT	FD3B:30 07 FD44	312	BMI	NOESCAPE	; if video firmware is active
FCDE:	255 *				FD3D:C9 95	313	CMP	#PICK	;was it PICK? (->,CTL-U)
FCDE:8D 01 CO	256	STA	SET80COL	; init ALT screen holes	FD3F:D0 03 FD44		BNE	NOESCAPE	;no, just return
FCE1:AD 55 CO	257	LDA	TXTPAGE2	; for serial and comm ports	FD41:20 1D CC	315	JSR	PICKY	;yes, pick the character
FCE4:A2 88	258	LDX	#\$88	;C = 1 from CPX #1	FD44:	316 *			- Anna
FCE6:BD 8B CF	259 COM1	LDA	COMTBL-1, X	;XFER from rom	FD44:		E is	used by GETCOUT	too.
FCE9:90 OA FCF5	260	BCC	COM2	;branch if defaults ok	FD44:	318 *			
FCEB:DD 77 04	261	CMP	\$477,X	test for prior setup	FD44:48	319 NOESCAPE			;save it
FCEE:18	262	CIC		;branch if not valid	FD45:A9 08	320 NOESC1	LDA	M.CTL	;disable escape sequences
FCEF:D0 04 FCF5		BNE	COM2	; If \$4F8 & \$4FF = TBL values	FD47:0C FB 04	321	TSB	VMODE	and enable controls
FCF1:E0 82	264	CPX	#\$82		FD4A:68	322 NOESC2	PLA		;by setting M.CTL
FCF3:90 06 FCFB		BCC	COM3		FD4B:60	323	RTS		
FCF5:9D 77 04	266 COM2	STA	\$477,X		FD4C:	324 *	NOR		
FCF8 :CA	267	DEX		;move all 8	FD4C:EA	325 326 *	NOP		
FCF9:D0 EB FCE6		BNE	COM1		FD4D:	327 NOTCR	JSR	GETCOUT	; disable controls and print
FCFB:AD 54 CO	269 COM3	LDA	TXTPAGE1	;restore switches	FD4D:20 A6 C3 FD50:C9 88	328	CMP	#\$88	CHECK FOR EDIT KEYS
FCFE:8D 00 CO	270	STA	CLR80COL	;to default states	FD52:F0 1D FD71		BEQ	BCKSPC	: - BACKSPACE
FD01:60	271	RTS			FD54:C9 98	330	CMP	#\$98	, DRADINE
FD02:EA	272	NOP		;+	FD56:FO OA FD62		BEQ	CANCEL	; - CONTROL-X
FD03:EA	273	NOP			FD58:E0 F8	332	CPX	#SF8	, control n
FD04:EA	274 275	NOP			FD5A:90 03 FD5F		BCC	NOTCR1	;MARGIN?
FD05:EA	276	NOP			FD5C:20 3A FF	334	JSR	BELL	; YES, SOUND BELL
FD06:EA	277	NOP			FD5F:E8	335 NOTCR1	INX		ADVANCE INPUT INDEX
FD07:EA FD08:EA	278	NOP			FD60:D0 13 FD75	336	BNE	NXTCHAR	,
	279	NOP			FD62:A9 DC	337 CANCEL	LDA	#\$DC	BACKSLASH AFTER CANCELLED LINE
FD09:EA FD0A:EA	280	NOP			FD64:20 A6 C3	338	JSR	GETCOUT	
FDOB:EA	281	NOP			FD67:20 8E FD	339 GETLNZ	JSR	CROUT	;OUTPUT 'CR'
FDOD:	282 *	NOL			FD6A:A5 33	340 GETLN	LDA	PROMPT	OUTPUT PROMPT CHAR
FDOC:A4 24	283 RDKEY	LDY	СН	get char at current position	FD6C:20 ED FD	341	JSR	COUT	
FD0E:B1 28	284	LDA	(BASL), Y	; for those who restore it	FD6F:A2 01	342 GETLN1	LDX	#\$01	;INIT INPUT INDEX
FD10:EA	285	NOP	(bitbil) / I	; if a program controls input	FD71:8A	343 BCKSPC	TXA		
FD10:EA	286	NOP		; hooks, no cursor may be displayed	FD72:F0 F3 FD67	344	BEQ	GETLN Z	;WILL BACKSPACE TO 0
FD12:EA	287	NOP		,, no ourbor may be arspiajou	FD74:CA	345	DEX		
FD13:EA	288	NOP			FD75:20 ED CC	346 NXTCHAR	JSR	ESCRDKEY	;do new RDCHAR (allow escapes)
FD14:EA	289	NOP			FD78:C9 95	347	CMP	#PICK	;USE SCREEN CHAR
FD15:EA	290	NOP			FD7A:D0 08 FD84	348	BNE	ADDINP	; FOR CONTROL-U
FD16:EA	291	NOP			FD7C:20 1D CC	349	JSR	PICKY	;lift char from screen
					2				
					1				

22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 85	22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 86
FD7F:EA	350	NOP			FDE3:29 OF	408 PRHEX	AND	#\$0F	PRINT HEX DIGIT IN A-REG
FD80:EA	351	NOP			FDE5:09 B0	409 PRHEXZ	ORA	#\$B0	LSBITS ONLY.
FD81:EA	352	NOP		;no upshifting needed	FDE7:C9 BA	410	CMP	#\$BA	
FD82:EA	353	NOP		, to uponiziozing noodou	FDE9:90 02 FDED	411	BCC	COUT	
FD83:EA	354	NOP			FDEB:69 06	412	ADC	#\$06	
FD84:9D 00 02	355 ADDINP	STA	IN, X	;ADD TO INPUT BUFFER	FDED:	413 *			
FD87:C9 8D	356	CMP	#\$8D	,	FDED:6C 36 00	414 COUT	JMP	(CSWL)	; VECTOR TO USER OUTPUT ROUTINE
FD89:D0 C2 FD4D	357	BNE	NOTCR		FDF0:	415 *			
FD8B:20 9C FC	358 CROUT1	JSR	CLREOL	CLR TO EOL IF CR	FDF0:2C 7B 06	416 COUT1	BIT	VFACTV	;video firmware active?
FD8E:A9 8D	359 CROUT	LDA	#\$8D	A second on the second second second second	FDF3:4C B4 FB	417	JMP	DOCOUT1	;mask II mode characters
FD90:D0 5B FDED	360	BNE	COUT	; (ALWAYS)	FDF6:84 35	418 COUTZ	STY	YSAV1	; SAVE Y-REG
FD92:	361 *				FDF8:48	419	PHA		; SAVE A -REG
FD92:A4 3D	362 PRA1	LDY	AlH	;PRINT CR, A1 IN HEX	FDF9:20 78 FB	420	JSR	VIDWAIT	; OUTPUT CHR AND CHECK FOR CTRL-S
FD94:A6 3C	363	LDX	All		FDFC:68	421	PLA		; RESTORE A-REG
FD96:20 8E FD	364 PRYX2	JSR	CROUT		FDFD:A4 35	422	LDY	YSAV1	; AND Y-REG
FD99:20 40 F9	365	JSR	PRNTYX		FDFF:60	423 424 *	RTS		;RETURN TO SENDER
FD9C:A0 00	366	LDY	#\$00		FE00:	424 • 425 BL1	DEC	YSAV	
FD9E:A9 AD	367	LDA	#\$AD	;PRINT '-'	FE00:C6 34 FE02:F0 9F FDA3		BEO	XAM8	
FDA0:4C ED FD	368	JMP	COUT		FE04:	427 *	DLY	AMIO	
FDA3:	369 *				FE04:CA	428 BLANK	DEX		BLANK TO MON
FDA3:A5 3C	370 XAM8	LDA	AlL	ADD TO DIVISU 30			BNE	SETMDZ	AFTER BLANK
FDA5:09 07	371 372	ORA	#\$07 A2L	;SET TO FINISH AT ; MOD 8=7	FE07:C9 BA	430	CMP	#\$BA	;DATA STORE MODE?
FDA7:85 3E FDA9:A5 3D	372	STA LDA	A1H	; mod 0=1	FE09:DO BB FDC6		BNE	XAMPM	; NO; XAM, ADD, OR SUBTRACT.
FDAB:85 3F	374	STA	A2H		FEOB:	432 *			,,,
FDAD:A5 3C	375 MOD8CHK	LDA	AlL		FE0B:85 31	433 STOR	STA	MODE	KEEP IN STORE MODE
FDAF:29 07	375 MODICHK 376	AND	#\$07		FEOD:A5 3E	434	LDA	A2L	
FDB1:D0 03 FDB6		BNE	DATAOUT		FEOF:91 40	435	STA	(A3L),Y	STORE AS LOW BYTE AT (A3)
FDB3:20 92 FD	378 XAM	JSR	PRA1		FE11:E6 40	436	INC	A3L	
FDB6:A9 A0	379 DATAOUT	LDA	#\$A0		FE13:D0 02 FE17	437	BNE	RTS5	; INCR A3, RETURN.
FDB8:20 ED FD	380	JSR	COUT	;OUTPUT BLANK	FE15:E6 41	438	INC	A3H	
FDBB:B1 3C	381	LDA	(A1L),Y		FE17:60	439 RTS5	RTS		
FDBD:20 DA FD	382	JSR	PRBYTE	;OUTPUT BYTE IN HEX	FE18:	440 *			
FDC0:20 BA FC	383	JSR	NXTA1		FE18:A4 34	441 SETMODE	LDY	YSAV	;SAVE CONVERTED ':', '+',
FDC3:90 E8 FDAD	384	BCC	MOD8CHK	;NOT DONE YET. GO CHECK MOD 8	FE1A:B9 FF 01	442	LDA	IN-1,Y	; '-', '.' AS MODE
FDC5:60	385 RTS4C	RTS		; DONE.	FE1D:85 31	443 SETMDZ	STA	MODE	
FDC6:	386 *				FE1F:60	444	RTS		
FDC6:4A	387 XAMPM	LSR	A	;DETERMINE IF MONITOR MODE IS	FE20:	445 * 446 lt	LDX	#\$01	
FDC7:90 EA FDB3		BCC	XAM	; EXAMINE, ADD OR SUBTRACT	FE20:A2 01 FE22:B5 3E	446 L1 447 LT2	LDA	A2L,X	COPY A2 (2 BYTES) TO
FDC9:4A	389	LSR	A		FE24:95 42	447 112	STA	A4L,X	; A4 AND A5
FDCA:4A	390	LSR	A	-2	FE26:95 44	449	STA	A5L,X	, III IND II3
FDCB:A5 3E	391	LDA	A2L		FE28:CA	450	DEX	1102/1	
FDCD:90 02 FDD1 FDCF:49 FF	392 393	BCC EOR	ADD #\$FF	FORM 2'S COMPLEMENT FOR SUBTRACT.	FE29:10 F7 FE22		BPL	LT2	
FDD1:65 3C	394 ADD	ADC	AlL	, FORM 2 5 COMPLEMENT FOR SUBTRACT.	FE2B:60	452	RTS		
FDD3:48	395	PHA	ATD .		FE2C:	453 *			
FDD4:A9 BD	396	LDA	#\$BD	;PRINT '=', THEN RESULT	FE2C:B1 3C	454 MOVE	LDA	(A1L),Y	(MOVE (A1) THRU (A2) TO (A4)
FDD6:20 ED FD	397	JSR	COUT	FRIMI / IMM ABOUDI	FE2E:91 42	455	STA	(A4L),Y	
FDD9:68	398	PLA			FE30:20 B4 FC	456	JSR	NXTA4	
FDDA:	399 *				FE33:90 F7 FE2C	457	BCC	MOVE	
FDDA:48	400 PRBYTE	PHA		PRINT BYTE AS 2 HEX DIGITS	FE35:60	458	RTS		
FDDB:4A	401	LSR	A	; (DESTROYS A-REG)	FE36:	459 *			
FDDC:4A	402	LSR	A	·····	FE36:B1 3C	460 VERIFY	LDA	(A1L),Y	;VERIFY (A1) THRU (A2)
FDDD:4A	403	LSR	A		FE38:D1 42	461	CMP	(A4L),Y	; WITH (A4)
FDDE:4A	404	LSR	A		FE3A:FO 1C FE58		BEQ	VFYOK	
FDDF:20 E5 FD	405	JSR	PRHEXZ		FE3C:20 92 FD	463	JSR	PRA1	
FDE2:68	406	PLA			FE3F:B1 3C	464	LDA	(A1L),Y	
FDE3:	407 *				FE41:20 DA FD	465	JSR	PRBYTE	

2	22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 87	22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 88
3		144	1.03	#\$A0		FEAB:94 00	524 IOPRT2	STY	LOC0,X	
	FE44:A9 A0	466	LDA JSR	COUT		FEAD:95 01	525	STA	LOC1.X	
	FE46:20 ED FD	467		#\$A8		FEAF:60	526	RTS	2002/10	
	FE49:A9 A8	468	LDA JSR	COUT		FEBO:	527 *			
	FE4B:20 ED FD	469				FEBO:4C 00 EO	528 XBASIC	JMP	BASIC	;TO BASIC, COLD START
	FE4E:B1 42	470	LDA	(A4L),Y		FEB3:	529 *		51210	,,
	FE50:20 DA FD	471	JSR	PRBYTE		FEB3:4C 03 E0	530 BASCONT	JMP	BASIC2	TO BASIC, WARM START
	FE53:A9 A9	472	LDA	#\$A9		FEB6:	531 *	011	DIDIC	,
	FE55:20 ED FD	473	JSR	COUT		FEB6:20 75 FE	532 GO	JSR	A1PC	ADDR TO PC IF SPECIFIED
	FE58:20 B4 FC	474 VFYOK	JSR	NXTA4	N	FEB9:20 3F FF	533	JSR	RESTORE	RESTORE FAKE REGISTERS
	FE5B:90 D9 FE36		BCC	VERIFY		FEBC:6C 3A 00	534	JMP	(PCL)	; AND GO!
	FE5D:60	476	RTS			FEBF:	535 *	014	(100)	1 110 001
	FE5E:	477 *			MOUTH 11 (2 DYMPC) MO	FEBF:4C D7 FA	536 REGZ	JMP	REGDSP	GO DISPLAY REGISTERS
	FE5E:20 75 FE	478 LIST	JSR	A1PC	MOVE A1 (2 BYTES) TO	FEC2:	537 *	OTH	NUODDI	100 2111 211 1211 1211
	FE61:A9 14	479	LDA	#\$14	; PC IF SPEC'D AND	FEC2:3A	538 OPRTO	DEC	A	:Need SFF
	FE63:48	480 LIST2	PHA		; +DISASSEMBLE 20 INSTRUCTIONS.	FEC3:8D FB 07	539	STA	CURSOR	; set checkerboard cursor
	FE64:20 C4 C5	481	JSR	SHOWINST	;+Display a line	FEC6:A9 F7	540	LDA	#SFF-M.CTL	:reset mode
	FE67:68	482	PLA		. Or web down	FEC8:80 04 FECE		BRA	DOPRO	120000
	FE68:3A	483	DEC	A	;+Count down	FECA:	542 *	Diai	DOLING	
	FE69:D0 F8 FE63		BNE	LIST2		FECA:4C F8 03	543 USR	JMP	USRADR	JUMP TO CONTROL-Y VECTOR IN RAM
	FE6B:60	485	RTS			FECD:	544 *	UII	UUIIIDIN	Tour to compare a second second
	FE6C:	486 *	-	0000110001	:+Go to the mini assembler	FECD: 60	545 WRITE	RTS		:Tape write not needed
	FE6C:4C 86 C9	487 MINI	JMP	GETINST1	;+Go to the mini assembler ;+Stay on T for trace	FECE:	546 *			,
	FE6F:C6 34	488 TRACE	DEC	YSAV		FECE:8D 7B 06	547 DOPRO	STA	VFACTV	;say video firmware inactive
	FE71:4C 43 CA	489 STEPZ	JMP	STEP	;+Off to the step routine	FED1:8D OE CO	548	STA	CLRALTCHAR	switch in normal char set
	FE74: 0001		ds	\$FE75-*,0	;+Extra bytes	FED4:0C FB 04	549	TSB	VMODE	:don't change M.CTL
	FE75:	491 *			; IF USER SPECIFIED AN ADDRESS,	FED7:DA	550	PHX	VIIODII	save X and Y
	FE75:8A	492 A1PC	TXA	1100000	; COPY IT FROM A1 TO PC.	FED8:5A	551	PHY		for rest of PR#0
	FE76:F0 07 FE7F		BEQ	A1PCRTS	YEP, SO COPY IT.	FED9:20 CD CD	552	JSR	CHK80	convert to 40 if needed
	FE78:B5 3C	494 A1PCLP	LDA	A1L,X	; ILP, 50 COFI 11.	FEDC:7A	553	PLY	United	,
	FE7A:95 3A	495	STA	PCL,X		FEDD:FA	554	PLX		
	FE7C:CA	496	DEX	11DCI D		FEDE:A9 FD	555 IOPRT1	LDA	<cout1< td=""><td>;set I/O page</td></cout1<>	;set I/O page
	FE7D:10 F9 FE78	497	BPL	A1PCLP		FEEO:80 C9 FEAB		BRA	IOPRT2	;=>go set output hook
	FE7F:60	498 A1PCRTS	RTS			FEE2:	557 *	Diai		
	FE80:	499 *	TOV	100D	SET FOR INVERSE VID	FEE2:		lecrem	ents the curren	t cursor
	FE80:A0 3F	500 SETINV	LDY BNE	#\$3F SETIFLG	: VIA COUT1	FEE2:			11 cursors to 0	
	FE82:D0 02 FE86		LDY	#SFF	SET FOR NORMAL VID	FEE2:	560 * SETCUR	sets (	cursors to valu	e in Acc.
	FE84:A0 FF	502 SETNORM	STY	INVFLG	SEI FOR NORMEL VID	FEE2:			ory note with G	
	FE86:84 32	503 SETIFLG	RTS	THALPO		FEE2:	562 *			
	FE88:60	504 505 *	K13			FEE2:5A	563 DECCH	PHY		;(from \$FC10)
	FE89: FE89:A9 00	506 SETKBD	LDA	#\$00	;DO 'IN#0'	FEE3:20 9D CC	564	JSR	GETCUR	;get current CH
	FE8B:85 3E	507 INPORT	STA	A2L	;DO 'IN#AREG'	FEE6:88	565	DEY		;decrement it
	FE8D:A2 38	508 INPRT	LDX	#KSWL	, bo intinuo	FEE7:80 05 FEEE	566	BRA	SETCUR1	;go update cursors
	FE8F:A0 1B	509	LDY	#KEYIN		FEE9:	567 *			
	FE91:D0 08 FE9B		BNE	IOPRT		FEE9:A9 01	568 CLRCH	LDA	<b>#</b> 1	;set all cursors to 0
	FE93:	511 *	DNL	IOLKI		FEEB: 3A	569 WDTHCH	DEC	A	;dec window width (from \$FC17)
	FE93:A9 00	512 SETVID	LDA	#\$0	:DO 'PR#0'	FEEC:5A	570 SETCUR	PHY		;save Y
	FE95:85 3E	513 OUTPORT	STA	A2L	;DO 'PR#AREG'	FEED:A8	571	TAY		;need value in Y
	FE97:A2 36	514 OUTPRT	LDX	#CSWL	,	FEEE:20 AD CC	572 SETCUR1	JSR	GETCUR2	;save new CH
	FE99:A0 F0	515	LDY	#COUT1		FEF1:7A	573	PLY		;restore Y
	FE9B:A5 3E	516 IOPRT	LDA	A2L		FEF2:AD 7B 05	574	LDA	OURCH	; and get new CH into acc
	FE9D:29 OF	517	AND	#\$0F		FEF5:60	575	RTS		; (Need LDA to set flags)
	FE9F:D0 06 FEA7		BNE	NOTPRTO	;not slot 0	FEF6:	576 *			
	FEA1:CO 1B	519	CPY	#KEYIN	Continue if KEYIN	FEF6:20 00 FE	577 CRMON	JSR	BL1	;HANDLE CR AS BLANK
	FEA3:FO 39 FEDE		BEO	IOPRT1		FEF9:68	578	PLA		; THEN POP STACK
	FEA5:80 1B FEC2		BRA	OPRT0	:=>do PR#0	FEFA:68	579	PLA		; AND RETURN TO MON
	FEA7:09 C0	522 NOTPRTO	ORA	# <ioadr< td=""><td>,</td><td>FEFB:D0 6C FF69</td><td>580</td><td>BNE</td><td>MON Z</td><td>;(ALWAYS)</td></ioadr<>	,	FEFB:D0 6C FF69	580	BNE	MON Z	;(ALWAYS)
	FEA9:A0 00	523	LDY	#\$00		FEFD:	581 *			
				eded. School						

22 AUTOST2	Apple //c F8	8 monitor firmware	20-OCT-86 06:41 PAGE 89	22 AUTOST2	Apple //c F8	monito	r firmware	20-OCT-86 06:41 PAGE 90
FEFD:60	582 READ	RTS	;Tape read not needed	FF2D:	640 *			
FEFE:	583 *			FF2D:A9 C5	641 PRERR	LDA	#\$C5	;PRINT 'ERR', THEN FALL INTO
FEFE:	584 * OPTBL	is a table contain.	ing the new opcodes that	FF2F:20 ED FD	642	JSR	COUT	; FWEEPER.
FEFE:	585 * would	n't fit into the ex	isting lookup table.	FF32:A9 D2	643	LDA	#\$D2	
FEFE:	586 *			FF34:20 ED FD	644	JSR	COUT	
FEFE:12	587 OPTBL	DFB \$12	;ORA (ZPAG)	FF37:20 ED FD	645	JSR	COUT	. 1
FEFF:14	588	DFB \$14	;TRB ZPAG	FF3A:	646 *			
FF00:1A	589	DFB \$1A	; INC A	FF3A:A9 87	647 BELL	LDA	#\$87	;MAKE A JOYFUL NOISE, THEN RETURN.
FF01:1C	590	DFB \$1C	;TRB ABS	FF3C:4C ED FD	648	JMP	COUT	
FF02:32	591	DFB \$32	; AND (ZPAG)	FF3F:	649 *			
FF03:34	592	DFB \$34	;BIT ZPAG,X	FF3F:A5 48	650 RESTORE	LDA	STATUS	;RESTORE 6502 REGISTER CONTENTS
FF04:3A	593	DFB \$3A	;DEC A	FF41:48	651	PHA		; USED BY DEBUG SOFTWARE
FF05:3C	594	DFB \$3C	;BIT ABS,X	FF42:A5 45	652	LDA	A5H	
FF06:52	595	DFB \$52	;EOR (ZPAG)	FF44:A6 46	653 RESTR1	LDX	XREG	
FF07:5A	596	DFB \$5A	;PHY	FF46:A4 47	654	LDY	YREG	
FF08:64	597	DFB \$64	; STZ ZPAG	FF48:28	655	PLP RTS		
FF09:72	598	DFB \$72	;ADC (ZPAG)	FF49:60	656 657 *	RIS		
FF0A:74	599	DFB \$74	;STZ ZPAG,X	FF4A:		STA	A5H	;SAVE 6502 REGISTER CONTENTS
FFOB:7A	600	DFB \$7A	PLY	FF4A:85 45	658 SAVE 659 SAV1	STX		; FOR DEBUG SOFTWARE
FF0C:7C	601	DFB \$7C	; JMP (ABS, X)	FF4C:86 46 FF4E:84 47	660	STY	YREG	, FOR DEDUG SOFTWIRE
FF0D:89	602	DFB \$89	BIT IMM	FF50:08	661	PHP	IKEG	
FF0E:92	603	DFB \$92	;STA (ZPAG)	FF51:68	662	PLA		
FFOF:9C	604 605	DFB \$9C DFB \$9E	STZ ABS	FF52:85 48	663	STA	STATUS	
FF10:9E	606		;STZ ABS,X ;LDA (ZPAG)	FF54:BA	664	TSX	DINIUS	
FF11:B2	607	DFB \$B2 DFB \$D2	CMP (ZPAG)	FF55:86 49	665	STX	SPNT	
FF12:D2	608	DFB \$F2	;SBC (ZPAG)	FF57:D8	666	CLD	ULWI	
FF13:F2 FF14:FC	609	DFB \$FC	;??? (the unknown opcode)	FF58:60	667	RTS		
FF15:	0016 610 NUMOPS	EQU *-OPTBL-1	; number of bytes to check	FF59:	668 *			
FF15:	611 *	EQU	, number of bytes to check	FT59:20 84 FE	669 OLDRST	JSR	SETNORM	SET SCREEN MODE
FF15:		contains nointers to	o the mnemonics for each of	FF5C:20 2F FB	670	JSR	INIT	; AND INIT KBD/SCREEN
FF15:		pcodes in OPTBL. P		FF5F:20 93 FE	671	JSR	SETVID	; AS I/O DEVS.
FF15:		ndicate extensions		FF62:20 89 FE	672	JSR	SETKBD	- Particle (De-20) manufactority
FF15:	615 *			FF65:	673 *			
FF15:38	616 INDX	DFB \$38		FF65:D8	674 MON	CLD		;MUST SET HEX MODE!
FF16:FB	617	DFB \$FB		FF66:20 3A FF	675	JSR	BELL	;FWEEPER.
FF17:37	618	DFB \$37		FF69:A9 AA	676 MONZ	LDA	#\$AA	;'*' PROMPT FOR MONITOR
FF18:FB	619	DFB \$FB		FF6B:85 33	677	STA	PROMPT	
FF19:39	620	DFB \$39		FF6D:20 67 FD	678	JSR	GETLNZ	;READ A LINE OF INPUT
FF1A:21	621	DFB \$21		FF70:20 C7 FF	679	JSR	ZMODE	CLEAR MONITOR MODE, SCAN IDX
FF1B:36	622	DFB \$36		FF73:20 A7 FF	680 NXTITM	JSR	GETNUM	GET ITEM, NON-HEX
FF1C:21	623	DFB \$21		FF76:84 34	681	STY	YSAV	; CHAR IN A-REG.
FF1D:3A	624	DFB \$3A		FF78:A0 17	682	LDY	#SOBLET-CHKLRT	; X-REG=0 IF NO HEX INPUT
FF1E:F8	625	DFB \$F8		FF7A:88	683 CHRSRCH	DEY	MON	CONSIGNE NOT FOUND BEED ( TRY ACAIN
FF1F:FA	626	DFB \$FA		FF7B:30 E8 FF65		BMI	MON	COMMAND NOT FOUND, BEEP & TRY AGAIN.
FF20:3B	627	DFB \$3B		FF7D:D9 CC FF	685	CMP	CHRTBL, Y	FIND COMMAND CHAR IN TABLE
FF21:FA	628	DFB \$FA		FF80:D0 F8 FF7A	687	BNE JSR	CHRSRCH TOSUB	;NOT THIS TIME ;GOT IT! CALL CORRESPONDING SUBROUTINE
FF22:F9	629	DFB \$F9		FF82:20 BE FF			YSAV	PROCESS NEXT ENTRY ON HIS LINE
FF23:22	630	DFB \$22		FF85:A4 34	688 689	LDY JMP	NXTITM	FROCEDS NEAT ENTRY ON HIS SINE
FF24:21	631	DFB \$21		FF87:4C 73 FF	690 *	omr	MALLIM	
FF25:3C	632 633	DFB \$3C DFB \$FA		FF8A: FF8A:A2 03	691 DIG	LDX	#\$03	
FF26:FA	634			FF8C:0A	692	ASL	A	
FF27:FA FF28:3D	635			FF8D:0A	693	ASL	A	;GOT HEX DIGIT,
	635			FF8E:0A	694	ASL	A	; SHIFT INTO A2
FF29:3E FF2A:3F	637	DFB \$3E DFB \$3F		FF8F:0A	695	ASL	A	,
FF2B:FC	638	DFB \$FC	; ???	FF90:0A	696 NXTBIT	ASL	A	
FF2C:00	639	BRK	,	FF91:26 3E	697	ROL	A2L	
1120.00	037	and a					-	

22 AUTOST2	Apple //c F8	monito	or firmware	20-OCT-86 06:41 PAGE 91	22 AUTOST2		Apple //c F8	monit	or firmware	20-OCT-86 06:41 PAGE 92
	600				FFE3:		756 *			
FF93:26 3F	698	ROL	A2H		FFE3:B2		757 SUBTBL	DFB	>BASCONT-1	
FF95:CA	699	DEX		;LEAVE X=\$FF IF DIG	FFE4:C9		758	DFB	>USR-1	
FF96:10 F8 FF90	700	BPL	NXTBIT		FFE5 :BE		759	DFB	>REGZ-1	
FF 98:A5 31	701 NXTBAS	LDA	MODE		FFE6:6B		760	DFB	>MINI-1	;+
FF9A:D0 06 FFA2		BNE	NXTBS2	; IF MODE IS ZERO,	FFE7:35		761	DFB	>VERIFY-1	,
FF9C:B5 3F	703	LDA	A2H,X	; THEN COPY A2 TO A1 AND A3	FFE8:8C		762	DFB	>INPRT-1	
FF9E:95 3D	704	STA	A1H,X		FFE9:96		763	DFB	>OUTPRT-1	
FFA0:95 41	705	STA	A3H,X		FFEA:AF		764	DFB	>XBASIC-1	
FFA2:E8	706 NXTBS2	INX			FFEB:17		765	DFB	>SETMODE-1	
FFA3:F0 F3 FF98	707	BEQ	NXTBAS		FFEC:17		766	DFB	>SETMODE-1	
FFA5:D0 06 FFAD	708	BNE	NXTCHR		FFED:2B		767	DFB	>MOVE-1	
FFA7:A2 00	709 GETNUM	LDX	#\$00	;CLEAR A2	FFEE:1F		768	DFB	>LT-1	
FFA9:86 3E	710	STX	A2L				769	DFB	>SETNORM-1	
FFAB:86 3F	711	STX	A2H		FFEF:83		770	DFB	>SETINV-1	
FFAD:20 B4 C5	712 NXTCHR	JSR	GETUP	;Get char, iny, upshift	FFF0:7F FFF1:5D		771	DFB	>LIST-1	
FFB0:49 B0	713	EOR	#\$B0					DFB	>G0-1	
FFB2:C9 OA	714	CMP	#\$0A		FFF2:B5		772 773	DFB	>SETMODE-1	
FFB4:90 D4 FF8A	715	BCC	DIG	;it's a digit	FFF3:17				>SETMODE-1	
FFB6:69 88	716	ADC	#\$88		FFF4:17		774	DFB		
FFB8:C9 FA	717	CMP	#\$FA		FFF5:F5		775	DFB	>CRMON-1	
FFBA:4C CB CF	718	JMP	LOOKASC	;+ Check for quote	FFF6:03		776	DFB	>BLANK-1	
FFBD:00	719	BRK		•	FFF7:70		777	DFB	>STEPZ-1	;+
FFBE:	720 *				FFF8:6E		778	DFB	>TRACE-1	;+
FFBE:A9 FE	721 TOSUB	LDA	# <g0< td=""><td>;DISPATCH TO SUBROUTINE, BY</td><td>FFF9:</td><td></td><td>779 *</td><td></td><td></td><td></td></g0<>	;DISPATCH TO SUBROUTINE, BY	FFF9:		779 *			
FFC0:48	722	PHA		; PUSHING THE HI-ORDER SUBR ADDR,	FFF9:	0001	780	ds	\$FFFA-*,0	
FFC1:B9 E3 FF	723	LDA	SUBTBL, Y	; THEN THE LO-ORDER SUBR ADDR	FFFA:		781 *			
FFC4:48	724	PHA		; ONTO THE STACK,	FFFA:FB 03		782	DW	NMI	;NON-MASKABLE INTERRUPT VECTOR
FFC5:A5 31	725	LDA	MODE	; (CLEARING THE MODE, SAVE THE OLD	FFFC:62 FA		783	DW	RESET	;RESET VECTOR
FFC7:A0 00	726 ZMODE	LDY	#\$00	; MODE IN A-REG),	FFFE:03 C8		784 IRQVECT	DW	NEWIRQ	; INTERRUPT REQUEST VECTOR
FFC9:84 31	727	STY	MODE	,	0000:		62	incl	ude bank2	
FFCB:60	728	RTS		; AND 'RTS' TO THE SUBROUTINE!						
FFCC:	729 *	ALD		, HAD KIG IO HAD BUDKOUIND.						
FFCC:BC	730 CHRTBL	DFB	\$BC	;^C (BASIC WARM START)						
FFCD:B2	731	DFB	\$B2	, Y (USER VECTOR)						
FFCE :BE	732	DFB	\$BE	;^E (OPEN AND DISPLAY REGISTERS)						
FFCF:9A	733	DFB	\$9A	;+! (Mini assembler)						
FFD0 :EF	734	DFB	SEF	V (MEMORY VERIFY)						
FFD1:C4	735	DFB	\$C4	;^K (IN#SLOT)						
FFD2:A9	736	DFB	\$A9	;^P (PR#SLOT)						
FFD3:BB	737	DFB	\$BB	;^B (BASIC COLD START)						
FFD4:A6	738	DFB	\$A6	;'-' (SUBTRACTION)						
FFD5:A4	739	DFB	\$A4	;'+' (ADDITION)						
FFD6:06	740	DFB	\$06	M (MEMORY MOVE)						
FFD7:95	741	DFB	\$95	;'<' (DELIMITER FOR MOVE, VFY)						
FFD8:07	742	DFB	\$07	;N (SET NORMAL VIDEO)						
FFD9:02	743	DFB	\$02	;I (SET INVERSE VIDEO)						
FFDA:05	744	DFB	\$05	;L (DISASSEMBLE 20 INSTRS)						
FFDB:00	745	DFB	\$00	;G (EXECUTE PROGRAM)						
FFDC:93	746	DFB	\$93	;':' (MEMORY FILL)						
FFDD:A7	747	DFB	\$A7	;'.' (ADDRESS DELIMITER)						
FFDE:C6	748	DFB	\$C6	; CR' (END OF INPUT)						
FFDF:99	749	DFB	\$99	; ELANK						
FFE0:EC	750	DFB	\$EC	;+S (Step)						
FFE1:ED	751	DFB	\$ED							
FFE2:EA	752	NOP	450							
FFE3:	753 *	NUP		;+						
FFE3:		f low	order monitor	routing						
LILJ.		T TOM	OTHET MOUTIOL	TOUCTUG						
FFF3.	755 * diensta	the dr								
FFE3:	755 * dispate	ch addr								

23 BANK2		App.	le //0	: F8	8 monito	r firm	ware	20-0CT-86	06:41	PAGE	93		
0000:		2	****	***	******	*****	*******	******					
0000:		3	*										
0000:		4	* Bar	nk a	of the	roms							
0000:		5	*										
0000:		6	****	***	******	*****	*******	*********					
NEXT	OBJECT	FILE	NAME	IS	FIRM.2								
C000:	C000	7			org	\$C000							
C000:		63			inclu	de min	t	;Mouse & aci	a inter	rupt	handl	er	
C000:	0100	1			ds	\$C100	-*,0						

24 MINT	Mouse & serial interrupt stuff	20-OCT-86 06:41 PAGE 94							
	Alternative sectors. Incomparison of the comparison of the comp								
C100:	4 *************************************	* * * * * * * * * *							
C100:	5 *								
C100:	6 * Mouse interrupt handler								
C100:	7 *								
C100:	8 * MOUSEINT - Monitor's interrug	pt handler							
C100:	9 *								
C100:	10 * Returns C = 0 if interrupt ha								
C100:	11 * If not mouse interrupt, Goes	to aciaint							
C100:	12 * New in this rom:								
C100:	13 * If D7 of moumode = 1, mouse 1	X and Y interrupts are not processed							
C100:	14 * and are passed on to the use	r.							
C100:	15 *								
C100:	16 *******************************	*******							
C100: C100	17 mouseint equ *	Entry point if X & Y set up							
C100:A9 0E		Clear status bits							
C102:1C 7F 07	19 trb moustat								
0102110 11 01									
C105:38	21 sec	;Assume interrupt not handled							
C106:	22 * Check for vertical blanking								
C106:AD 19 C0		;VBL interrupt?							
C109:10 2B C136		, von incerrupe.							
C10B:8D 79 C0		Enable iou access & clear VBL interrupt							
		Should we leave vbl active?							
C10E:A9 0C	-	, SHOULD WE LEAVE VDI ACCIVE:							
C110:2C FF 07									
C113:D0 03 C118		Dischle IMI							
C115:8D 5A C0		;Disable VBL							
C118:09 02	30 cvnovbl ora #movmode								
C11A:8D 78 C0	31 sta ioudsbl	TTTT bit is an instanced							
C11D:2C 7F 06		;VBL bit in arm isn't used							
C120:D0 02 C124		D11-11-							
C122:A9 0C		;Didn't move							
C124:2C 63 C0		;Button pressed?							
C127:10 02 C12B									
C129:49 04		Clear the button bit							
C12B:2D FF 07		;Which bits were set in the mode							
C12E:0C 7F 07	39 tsb moustat								
C131:1C 7F 06	40 trb mouarm								
C134:69 FE	41 adc #\$FE	;C=1 if int passes to user							
C136:	42 * Check & update mouse movement	t							
C136: C136		Profe 625100 - 10 - 10 - 10 - 10 - 10 - 10							
C136:AD FF 07		; If D7 = 1, user better handle it							
C139:30 72 C1AD	45 bmi xmdone								
C13B:AD 15 C0	46 lda mouxint	;Mouse interrupt?							
C13E:0D 17 C0	47 ora mouyint								
C141:10 6A C1AD	48 bpl xmdone	; If not return with C from vbl							
C143:8A	49 txa	;Get X1 in A							
C144:A2 00	50 ldx #0								
C146:2C 15 C0	51 bit mouxint	;X movement?							
C149:30 0A C155	52 bmi cmxmov								
C14B:98	53 cmloop tya	;Get Y1 into A							
C14C:49 80		;Complement direction							
C14E:A2 80	55 ldx #\$80	• Annes Americano and S. Total Contraction							
C150:2C 17 C0	56 bit mouyint								
C153:10 39 C18E	57 bpl cmnoy								
C155:0A	58 cmxmov asl A								
C156:BD 7F 04		;A = current low byte							
0140.DD 11 01	57 IUL MOUNT/A	in our of of of o							

24 MINT Mouse & ser	ial interrupt stuff	20-OCT-86 06:41 PAGE 95	24 MINT	Mouse & serial i	nterrupt stuff	20-OCT-86 06:41 PAGE 96
24 MINT         Mouse & ser           C159:B0         IA         C175         60           C15B:D0         70         04         61           C15D:D0         08         C168         62           C160:D0         77         05         63           C161:D0         77         05         64           C160:D0         77         05         64           C166:F0         22         C18A         65           C168:D0         03         C170         67           C160:D0         77         05         68           C170:D0         70         06         71         cmrdht           C173:B0         75         C18A         70         C175:D0         70         66           C170:D0         70         06         71         cmrdht         C182:D7         73           C170:D0         70         07         74         C182:E7         76         cmrok           C182:F1         76         75         C182:E7         76         cmrok           C182:F1         76         75         C182:E0         78         cmrok           C182:F1         76         76	bcs cmrght cmp minxl,x bne cmlok lda mouxh,x cmp minxh,x beq cmnoint lda mouxl,x bne cmnt0 dec mouxh,x dec mouxh,x dec mouxh,x bne cmrok lda mouxh,x cmp maxxl,x bne cmrok lda mouxh,x cmp maxxh,x beq cmnoint inc mouxl,x bne cmnoint inc mouxh,x cpx #0 beq cmloop sta mouclr lda #mownode and moumode beq cmnovbl sta iouehbl sta ioudsbl	20-OCT-86 06:41 PAGE 95 ;Which way? ;Move left ;Borrow from high byte? ;At high bound? ;Move right ;Should we enable VBL? ;Branch if not ;Enable VBL int ;Enable VBL int ;Mark that we moved ;C=1 iff any bits were 1 ;If not handled, try acia ;Back we go	C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1	96 * This rou 97 * is either 98 * generated 99 * to a trans 100 * 'unbuffere 101 * cating an 102 * If the i 103 * serial ing 104 * and the ca 105 * serviced. 106 * Location 107 * ceiver dat 108 * \$C1, for p 109 * interrupts 110 * Location 111 * put should 112 * RAM based 113 * board data 113 * board data 115 * be recogni 116 * both bits 117 * keyboard of 118 * While us 119 * flush the 120 * If the si 121 * interrupts 122 * status reg 123 * buffering 124 * Interrupts 125 * keyboard 126 * and are pp 127 * ognize the 130 * cess to tl 131 * 133 notacia. Se	tine will determi of the built in A the interrupt, or mit buffer empty, d' receiver full, externally servic interrupt source w ut, or the DCD, t try is cleared in (DCD handshake re "ACLABUF" specifi a is buffered. F wort 2 a \$C2. Any is pass to exter "TYPED" specifi be buffered. If built is placed in the set the interrupt is gnored. Sing type-ahead, C buffer. No other is not serviced is originating from (RAM serviced) do assed thru. The F is interrupt source status register. clearing of DSR is estatus register.	ne if the source of CIAs. If neither port the interrupt was due protocol converter, or the carry is set indi- ed interrupt. as keyboard, 'buffered' he interrupt is serviced dicating interrupt was
C193:2D FF 07 83 C196:F0 09 C1A1 84 C198:B0 79 C0 85 C19B:8D 79 C0 86 C19B:8D 78 C0 87 C1A1:09 20 88 cmnovbl C1A3:0C 7F 06 89 C1A6:A9 0E 90 C1A8:2D 7F 07 91 C1A3:69 FE 92	and moumode beq cmnovbl sta iouenbl sta iouenbl sta ioudsbl ora #movarm tsb mouarm lda #\$OE and moustat adc #\$FE	;Branch if not ;Enable VBL int ;Mark that we moved ;C=1 iff any bits were 1	C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2: C1B2:	119 * flush the 120 * If the s 121 * interrupt 122 * status reg 123 * buffering 124 * Interrupts 125 * keyboard 126 * and are pa 127 * ognize the 128 * the ACIAS	buffer. No other source was an ACIA enabled, the orig pisters is preservi- is not serviced is originating from (RAM serviced) do assed thru. The F interrupt source status register.	code is recognized. A that has the transmit inal value of the ACIAs red. Automatic serial input from a port so configured. I the protocol converter or not inhibit serial buffering NAM service routine can rec- b by a 1 state in bit 6 of The RAM service routine must
			C1B2: C1B2: C1B2:38 C1B3:60 C1B4: C1B4 C1B4:20 BA C1 C1B7:4C 84 C7 C1BA: C1BA: C1BA:A2 C2 C1BC:20 C2 C1 C1BF:90 F2 C1B3 C1C1:CA C1C2:BC 42 C1 C1C7:59 FA BF C1CA:29 0C C1CC:F0 E4 C1B2 C1C2:B7 95 BF C1D1:9D 38 04	130 * cess to th 131 * 132 * 133 notacia se 134 acdone ri 135 aciaint ee 135 aciaint ee 136 js 137 jr 138 aciaint2 ee 139 lo 140 js 141 b 142 de 143 aciatst lo 145 ee 146 au 147 b 148 lo 149 s	ne status register s aciaint2 mp swrts2 m * s aciaint2 mp swrts2 m * s aciatst a acdone ac acodene s y devno2, x ia 4\$4 or scomd, y nd 4\$0C a sstat, y a astat, x	<pre>r before returning. ;Not acia int ;Extra jsr since rest needs RTS ;Test port 2 first ;Check for interrupt ;Return if interrupt done ;Try port 1 ;Get index for acia ;If xmit ints enabled pass to user ;Check if D&lt;3&gt;, D&lt;2&gt; = 01 ; ;User better take it! ;Get status ;Save it away</pre>
			C1D4:10 DC C1B2 C1D6:E0 C2 C1D8:B0 02 C1DC C1DA:49 40	151 aitst2 cj 152 b	pl notacia px # <comslot cs aiport2 pr #\$40</comslot 	;No interrupt ;C=1 if com port. Called from serout3 ;Invert DSR if port1

-24 MINT	Mouse & seria	l inte	rrupt stuff	20-OCT-86 06:41 PAGE 97
C1DC:3C 38 05	154 aiport2	bit	extint, x	; Is DSR enabled?
C1DF:70 29 C20A		bvs	aipass	;Yes, user wants it
	156	bol		;No, eat it
C1E3:90 23 C208		bcc	aieatit	;Yes but I don't want it for port 1
C1E5:89 40	158	bit	#\$40	:Is DSR 1?
C1E7:F0 21 C20A		beq	aipass	; If not, skip it
C1E9:	160 * It's a			,,
C1E9:AD 00 C0	161	lda	kbd	;Get the key
C1EC:A0 80	162	ldy	#\$80	,
C1EE:20 28 C2	163	jsr	putbuf	Put it in the buffer
C1F1:C9 98	164	cmp	#\$98	; Is it a ^x?
C1F3:D0 0B C200	165	bne	ainoflsh	
C1F5:AD 62 C0	166	lda	butn1	;And the closed apple?
	167	bpl	ainoflsh	
C1FA:8E FC 05	168		twkey	;Flush the type ahead buffer
C1FD:8E FF 06	169	stx	trkey	
C200:AD 10 C0	170 ainoflsh	lda	kbdstrb	;Clear the keyboard
C203:	171 * \$A0 \$B0	table	needed by ser.	ial firmware
C203: C142	172 devno2	equ	*-sltdmy	
C203:A0 B0	173	ldy	#\$B0	;Restore y
C205:B9 F9 BF	174	lda	sstat,y	;Read status to clear int
C208:29 BF	175 aieatit	and	#\$BF	;Clear the DSR bit
C20A:0A	176 aipass	asl	A	;Shift DSR into C
C20B:0A	177	asl	A	
C20C:29 20	178	and	#\$20	; Is the receiver full?
	179	beq	aciadone	; If not, we're done
C210:B9 FA BF	180	lda	scomd, y	;Are receive interrupts enabled?
C213:49 01	181 182	eor	#1 #3	;Check for $D<1>, D<0> = 01$
C215:29 03 C217:D0 35 C24E	182	and bne	aciadone	; If not, were done
C219:8A	.184	txa	actauone	; Is this acia buffered?
C21A:4D FC 04	185	eor	aciabuf	,15 chis acia bulleleu:
C21D:D0 93 C1B2		bne	notacia	;The user better handle it!
C21F:08	187	php		;Save DSR status
C220:20 22 C3	188	jsr	getdata	;Get char & check xon, etc
	189	bcc	aieat	;Don't put in buffer if eaten
C225:A0 00	190	ldy	#0	_
C227:D0	191	dfb	\$D0	;BNE opcode to skip PHP
	192 putbuf	equ	*	
C228:08	193	php		
C229:DA	194	phx		
C22A:48	195	pha	A	Q + 1 55
C22B:B9 7C 05 C22E:AA	196 197		twser,y	;Get buffer pointer
C22F:1A	198	tax inc	A	;Save it for later
C230:89 7F	199	bit	#\$7F	;Bump it to next free byte ;Overflow?
C232:D0 01 C235		bne	pbok	, over i i ow :
C234:98	201	tya	plok	;Wrap pointer
C235:D9 7C 06	202 pbok	cmp	trser, y	;Buffer full?
C238:F0 03 C23D		beg	pbfull	
C23A:99 7C 05	204	sta	twser,y	;Save the new pointer
C23D:68	205 pbfull	pla		;Get the data
C23E:2C 14 C0	206		rdramwrt	the second se
C241:8D 05 C0	207	sta	wrcardram	;It goes to aux ram
C244:9D 00 08	208	sta	thbuf,x	an To be the
C247:30 03 C24C		bmi	aiaux	;Branch if we want aux
C249:8D 04 C0	210	sta	wrmainram	
C24C:FA	211 aiaux	plx		

Mous	se & seria	l interrupt	stuff
	aieat aciadone		

24 MINT C24D:28 C24E:60

20-OCT-86 06:41 PAGE 98

;Get DSR status back

.

24 MINT	Mouse & seria	l inter	rrupt stuff	20-OCT-86 06:41 PAGE 99
C24F:	215 *******	******	*********	*****
C24F:	216 *			
C24F:		- Outr	outs a charact	er to a acia
C24F:	218 * Inputs:			
C24F:	219 *			
C24F:		******	***********	******
C24F: C24F	221 serout3	equ	*	
C24F:20 55 C2	222	jsr	serout4	
C252:4C 84 C7	223	jmp	swrts2	
C255: C255	224 serout4	equ	*	;Entry point with rts
C255:48	225	pha		;Save the char
C256:2C AB C2	226	bit	sorts	;Control char?
C259:F0 03 C25E	227	beq	sordy	;Don't inc column if so
C25B:FE 38 07	228	inc	col,x	
C25E:20 B2 C2	229 sordy	jsr	getstat2	;Get acia status
C261:29 30	230	and	#\$30	;Y set by getstat
C263:C9 10	231	cmp	#\$10	
C265:D0 F7 C25E		bne	sordy	
C267:BD B8 06	233	lda	flags, x	;Is XON/XOFF enabled?
C26A:89 20	234	bit	#\$20	
C26C:F0 1F C28D	235	beq	sook	;Branch if not
C26E:EC FC 04	236	cpx	aciabuf	;Is port interrupt driven?
C271:F0 13 C286		beq	sotst	. Oat a share from the said
C273:20 E9 C2	238	jsr	xrdnobuf	;Get a char from the acia ;Branch if no char
C276:90 OE C286 C278:BC 34 C2	239 240	bcc	sotst	
C278:99 FE 05	240	ldy sta	charptr,x charbuf,y	;Get pointer to charbuf ;Save the character
C27E:BD B8 06	242	lda	flags,x	Set bit for char in buffer
C281:09 04	243	ora	#\$04	, set bit for that in builer
C283:9D B8 06	244	sta	flags,x	
C286:BD B8 06	245 sotst	lda	flags, x	;Check if in xoff
C289:29 02	246	and	#\$02	, oneox if in with
C28B:D0 D1 C25E		bne	sordy	;Loop if not ready
C28D:BC 42 C1	248 sook	ldy	devno2, x	
C290:68	249	pla		
C291:48	250	pha		;Get char to XMIT
C292:99 F8 BF	251	sta	sdata, y	;Out it goes
C295:3C B8 06	252	bit	flags, x	;V=1 if LF after CR
C298:49 0D	253	eor	#\$0D	; check for CR.
C29A:0A	254	asl	A	;preserve bit 7
C29B:DO OD C2AA		bne	sodone	;branch if not CR.
C29D:50 06 C2A5		bvc	clrcol	;branch if no LF after CR
C29F:A9 14	257	lda	#\$14	;Get LF*2
C2A1:6A	258	ror	A	;no shift in high bit
C2A2:20 55 C2	259	jsr	serout4	;Output the LF but don't echo it
C2A5:64 24	260 clrcol	stz	ch	;0 position & column
C2A7:9E 38 07	261 262 aadama	stz	col,x	.Cat the above back
C2AA:68	262 sodone	pla		;Get the char back
C2AB:60	263 sorts	rts		

C2AC:	265 ************************************
C2AC:	266 *
C2AC:	267 * GETSTAT - Gets the status from a acia
C2AC:	268 * GETSTAT2 - Call from this side
C2AC:	269 * If interrupt, aciatst is called
C2AC:	270 * note: external interrupts are lost

24 MINT	Mouse & serial i	nterrupt stuff	20-OCT-86 06:41 PAGE 100
C2AC: C2AC: C2AC: C2AC: C2AC:	271 * inputs: X 272 * outputs: A 273 * 274 ***********	= status, X = Cn	<ul> <li>Index 422 2 80 (N)</li> </ul>
C2AC: C2AC C2AC:20 B2 C2 C2AF:4C 84 C7 C2B2: C2B2 C2B2:08 C2B3:78	275 getstat eq 276 js 277 jm	u * r getstat2 p swrts2 u * p	;Return to other side ;Save interrupt status
C2B4:BC 42 C1 C2B7:B9 F9 BF C2BA:10 05 C2C1 C2BC:20 D6 C1 C2BF:80 F3 C2B4 C2C1:28 C2C2:60	281 gsttst         1d           282         1di           283         bp           284         js           285         br           286         gstnoint           287         rt:	a sstat,y l gstnoint r aitst2 a gsttst p	;Get index into hardware ;Get the status ;D7 = 1 if interrupt ;Go service the interrupt ;Interrupt may have changed status ;Restore interrupt status

24 MINT	Mouse & seri	al interrupt s	tuff 20-OCT-86 06:41 PAGE 101							
C2C3:	289 *******	*********	*****							
C2C3:			input routine. Carry							
C2C3:		91 * flag set indicates that returned data is								
C2C3:	292 * valid.	ct indicates (	hat recurred unta 15							
C2C3:	293 *									
C2C3:			*****							
	295 xrdser	cyu								
C2C3:20 C9 C2	296	jsr xrdsei	2							
C2C6:4C 84 C7	297	jmp swrts								
	298 xrdser2	equ *								
C2C9:EC FC 04	299	cpx aciabu								
C2CC:D0 07 C2D5		bne xnosbu								
C2CE:A0 00	301	ldy #0	;Y=0 for serial buffer							
C2D0:20 FD C2	302	jsr getbui	2 ;Any data in buffer?							
C2D3:B0 1F C2F4	303	bcs xrddor	e							
C2D5:	304 *									
C2D5:BD B8 06	305 xnosbuf	lda flags,	x ; Is there a char in the onr byte buffer?							
C2D8:89 04	306	bit #\$04	- the start providences thereads apply there an interactions							
C2DA:F0 0D C2E9		beg xrdnob	uf ;Branch if not							
C2DC:29 FB	308	and #\$FB	Clear the bit							
C2DE:9D B8 06	309	sta flags,								
C2E1:BC 34 C2	310	ldy charpt								
C2E4:B9 FE 05	311	lda charbu								
C2E7:38	312	sec								
C2E8:60	313	rts								
		Its								
C2E9:	314 *	den entrete								
C2E9:20 B2 C2	315 xrdnobuf		t2 ;Get ACIA status							
C2EC:29 08	316	and #\$8								
C2EE:18	317	clc	;indicate no data							
C2EF:F0 03 C2F4		beq xrddor								
C2F1:20 22 C3	319	jsr getdat	a ;Get data and check xon, etc							
C2F4:60	320 xrddone	rts								
0075 0004	200	1 4 7 1								
	322 charptr	equ *-\$C1	;Pointer to character buffers							
C2F5:00 80	323	dfb \$0,\$80								
C3177 -	205		******							
C2F7: C2F7:	326 *									
C2F7:			from the input buffer							
C2F7:	328 * Inputs	I=U for Seri	al buffer 80 for Keyboard buffer							
C2F7:		if no data C =	1 if data valid A = Data							
C2F7:	330 *									
C2F7:			*****							
C2F7: C2F7		equ *								
C2F7:20 FD C2	333	jsr getbuf	2							
C2FA:4C 84 C7	334	jmp swrts								
C2FD: C2FD	335 getbuf2	equ *								
C2FD:B9 7C 06	336	lda trser,	Y ;Test for data in buffer							
C300:D9 7C 05	337	cmp twser,								
	338	clc								
C303:18		beg gbdone	;Branch if empty							
C303:18	1.19	acy youone	;Save current value							
C303:18 C304:F0 1B C321		nha								
C303:18 C304:F0 1B C321 C306:48	340	pha								
C303:18 C304:F0 1B C321 C306:48 C307:1A	340 341	inc A	;Update the pointer							
C303:18 C304:F0 1B C321 C306:48 C307:1A C308:89 7F	340 341 342	inc A bit #\$7F	;Update the pointer ;Overflow							
C303:18 C304:F0 1B C321 C306:48 C307:1A	340 341 342	inc A	;Update the pointer ;Overflow							

24 MINT	Mouse & seria	al interrupt stuff	20-OCT-86 06:41 PAGE 102
C30D:99 7C 06	345 gbnoovr	sta trser,y	;Store the updated pointer
C310:7A	346	ply	;Get the old value of the pointer
C311:AD 13 C0	347	lda rdramrd	;Are we in main ram
C314:0A	348	asl A	;C=1 for Aux ram
C315:8D 03 C0	349	sta rdcardram	;Force Aux ram
C318:B9 00 08	350	lda thbuf,Y	;Get byte from buffer
C31B:B0 04 C321	351	bcs gbdone	;Branch if we were in aux bank
C31D:8D 02 C0	352	sta rdmainram	;Set back to main
C320:38	353	sec	;Mark data there
C321:60	354 gbdone	rts	
C322:	356 ********	*****	*****
C322:	357 *		
C322:	358 * GETDATA	A - Gets data from s	erial port
C322:		ecks for LF, XON, XO	FF
C322:	360 * inputs:	Y = index to acia	
C322:	361 * outputs	s: A = data, Y dest,	C = 1 if data ok = 0 if eaten
C322:	362 *		
C322:	363 *******	***************	*****
C322: C322	364 getdata	egu *	
C322:B9 F8 BF	365	lda sdata, y	
C325:48	366	pha	;Save the data
C326:09 80	367	ora #\$80	;Set D7 for compares
C328:A8	368	tay	
C329:BD B8 06	369	lda flags,x	;Get options byte
C32C:89 08	370	bit <b>#\$08</b>	;Eat linefeeds?
C32E:D0 04 C334	371	bne gdnolf	
C330:C0 8A	372	cpy #lfeed	;Is it a LF?
C332:F0 12 C346		beq gdeat	;Eat it if it is
C334:89 20	374 gdnolf	bit <b>#</b> \$20	;Xon/XOFF enabled?
C336:F0 10 C348	375	beq gdok	
C338:C0 91	376	cpy #xon	;Is it an XON?
C33A:D0 04 C340		bne gdnxon	
C33C:29 FD	378	and #\$FD	;Clear xoff bit
C33E:80 06 C346		bra gdeat	;And eat it
C340:C0 93	380 gdnxon	cpy #xoff	
C342:D0 04 C348	381	bne gdok	
C344:09 02	382	ora <b>#</b> \$02	;Set xoff bit
C346:18	383 gdeat	clc	
C347:B0	384	dfb \$B0	;BCS opcode
C348:38	385 gdok	sec	
C349:9D B8 06	386	sta flags,x	
C34C:68	387	pla	
C34D:60	388	rts	
C34E:	64	include auxstuff	;Auxillary move stuff

2	25 AUXSTUFF	Aux ram suppo	rt stu	ff	20-OCT-86 06:41 PAGE 103	25 AUXSTUFF		ram suppo			20-OCT-86 06:41 PAGE 104
450	C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C34E: C357: C357: C357: C357: C357: C357: C357: C357: C357: C360: C361: C361: C361: C361: C361: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C367: C372: C360: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C372: C3	4 ******* 5 * NAME 6 * FUNCTIO 7 * INPUT 8 * 9 * 10 * 11 * 12 * OUTPUT 13 * VOLATLI 14 * CALLS 15 ******** 16 MOVEAUX 17 18 19 20 21 22 * 23 * SET FLA 24 * 25 26 27 28 29 * 30 MOVEC2M 31 32 33 * 34 MOVESTRT 35 36 39 40 NEXTA1 41 42 43 44 45 46 47 CO1 48 * 49	: MON N: PEF : A1- : A2- : CAF : CAF : NO7 : NO7	TEAUX FORM CROSSBANK SOURCE ADDRESS SOURCE END DESTINATION ST RY SET-MAIN> CLR=CARD> E E HING	MEMORY MOVE ART CARD MAIN :SAVE AC ; SAVE AC ; SAVE STATE OF ; MEMORY FLAGS	C 397: C 397:	62 63 64 65 66 66 70 71 72 73 74 75 76 80 81 82 83 84 85 85 86 87 88 88 89 90 91 92 93 94 95 95 95 95 95 90 90 90 90 90 90 90 90 90 90 90 90 90	* NAME * DUTPUT * UNPUT * COLATIL * COLATIL * CALS * NOTE * NOTE * COPY DE * OTHER * IN CAS * SWITCH * SWITCH * SWITCH	X XFE N: TRA SOUTH STANDARD STINATS STINATS STINATS STINATS STA STA STA STA STA STA STA STA STA	R NSFER CONTROL 1 ED-TRANSFER ADD CLR-XFER TO CLR-XFER TO SET-USE ALT E ED/03EE IN DES' HING ERED VIA JMP, ************************************	CROSSBANK DR CARD MAIN ZP/STK ZP/STK ZP/STK T BANK NOT JSR SAVE AC ON CURRENT STACK THE IT ;GET XFERADDR LO ;SAVE ON CURRENT STACK ;GET XFERADDR HI ;SAVE ON CURRENT STACK ;GET XFERADDR HI ;SAVE IT TOO ;=>CARD>MAIN ;SET FOR RUNNING ;IN CARD RAM ;=> always taken ;SET FOR RUNNING ;IN CARD RAM ;=> always taken ;SET FOR RUNNING ;IN MAIN RAM ;SUFF XFERADDR ; IO ;RESTORE AC ;=>switch in alternate zp ;=back we go
	C367: C367: C367:B2 3C C369:B2 42 C369:B2 42 C369:D0 02 C371:C5 32 C373:C5 32 C373:C5 32 C377:E5 3F C379:E6 3C	33 * 34 MOVESTRT 35 MOVELOOP 36 37 38 39 40 NEXTA1 41 42 43 44	EQU LDA STA INC BNE INC LDA CMP LDA SBC INC	* (A1L) (A4L) A4L NEXTA1 A4H A1L A2L A1H A2L A1H A2H A1L	;get a byte	C3A2:8D 03 C0 C3A5:8D 05 C0 C3A8:B0 06 C3B0 C3AA: C3AA C3AA:8D 02 C0 C3B0: C3B0: C3B0: C3B0: C3B0: C3B0:68 C3B1:8D EE 03 C3B2:69 C3B5:8D ED 03	91 92 93 94 95 96 97 98 99 100 101 102	XFERC2M * XFERZP	STA STA BCS EQU STA STA PLA STA PLA	RDCARDRAM WRCARDRAM XFERZP * RDMAINRAM WRMAINRAM * \$03EE \$03ED	;SET FOR RUNNING ;IN CARD RAM ;=> always taken ;SET FOR RUNNING ;IN MAIN RAM ;SWITCH TO ALT ZP/STK ;STUFF XFERADDR ; HI AND ; LO ;RESTORE AC
	C37F:90 E6 C367 C381:	47 CO1 48 * 49 50 51 52	BCC	MOVELOOP	CLEAR FLAG2	C3BB:8D 08 C0 C3BE:50 03 C3C3 C3C0:8D 09 C0	105 100 107	5 7 XFERAZP 8 JMPDEST 9 ********	STA BVC STA JMP	SETSTDZP JMPDEST SETALTZP SWXFGO2	;else force standard zp ;=>always perform transfer ;switch in alternate zp

26 BANGER2	Apple //c diagno	ostics	20-OCT-86 06:41 PAGE 105	26 BANGER2	Apple //c diagr	nostics	20-OCT-86 06:41 PAGE 106
26 BANGER2 C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C6: C3C2: 86 02 C3C2: 86 04 C3D2: 80 02 C3D2: 80 02 C400: 80 02 C400: 80 02 C400: 80 02 C400: 80 02 C400: 80 02 C3D2: 80 02 C400: 80 02 C3D2: 80 02 C400: 80 02 C3D2: 80 02 C3D2	3 ************************************	the rest of the dia part has been move asperately needed the rest of the dia part has been move asperately needed the rest of the dia part of the dia the rest of the dia	ngnostic stuff ved into the \$D000 space room	26 BANGER2         C422:35 03         C422:35 03         C422:35 03         C422:35 00         C421:18         C422:7D 2A C8         C433:10 03         C433:10 02         C438:A2 04         C443:26 01         C443:26 01         C443:26 01         C443:26 01         C443:26 01         C443:26 02         C442:2C 19 C0         C441:00 EE C431         C443:26 01         C442:2C 19 C0         C447:6A         C447:6A         C447:2C 19 C0         C447:6A         C447:2C 10 02         C447:6A         C447:2C 10 02         C447:6A         C447:2C 10 02         C447:6A         C447:2C 13 02         C447:2C 13 C0         C455:3A         C457:2C 13 C0         C458:30 05 C0         C458:8D 05 C0         C460:8D 03 C0         C460:8D 03 C0         C466:8D 08 C0         C467:4C EF C4	61       mem8       1         62       mem9       s         63       tt       1         65       memA       d         66       a       1         67       c       a         68       tt       a         69       1       a         70       c       a         71       tt       b         72       a       a         73       memB       a         74       tt       b         75       5       a         76       tt       b         78       tt       b         79       b       a         80       a       a         81       memC       a         82       tt       b         83       a       a         86       a       a         87       a       b         90       a       a         91       a       a         92       a       a         93       b       b         95       MEMF       a	Nostics Lda \$01 sta \$03 ;ya adc ntbl,x adc ntbl,x (\$02),y inc (\$02),y inc (\$02),y inc (\$02),y inc 1 pol memB ind 44 ing pone memA inc 1 pone memA inc 1 pone mem7 act rdvblbar pol memC ing memD ing mem1 HX BIT rdramrd BIT rdramrd BIT rdramrd BIT rdramrd BIT rdramrd BIT rdcardram STA wrcardram STA setaltzp STA setstdzp STA setstdzp STA setstdzp STA setstdzp STA setstdzp	20-OCT-86 06:41 PAGE 106 ;restore pattern to ACC ;fill this page with the pattern ;if any bits are different, give up!!! ;restore correct pattern ;keep x in the range 0-4 ;all 256 filled yet? ;branch if not ;bump page 4 ;loop through \$0100 to \$FF00 ;change ACC for next pass ; use RDVBL for a little randomness ;have 5 passes been done yet? ;skip if yes ;start next pass ;save acc ;main or aux ram ? ;skip if aux ram ;enable aux mem write ;enable aux mem vrite ;swap in alt zero page ;force rom enable ; and test it! ;swap in main zero page
C406:D0 F2 C3FA C408:E6 01 C40A:D0 CC C3D8	43 bn 44 in 45 bn	ne mem5 nc 1 ne mem2	<pre>;branch if not ;bump page # ;loop through \$0100 to \$FF00</pre>	-			
C40E:A2 04 C410:A5 05 C412:A8 C413:AD 83 C0 C416:AD 83 C0 C419:A5 01 C41B:29 F0 C41D:C9 C0 C41D:C9 C0 C41F:D0 09 C42A C421:AD 8B C0 C424:A5 01 C426:69 0F	48         LD           49         LD           50 mem7         ta           51         ld           52         ld           53         ld           54         an           55         cm           56         bn           57         ld           58         ld           59         ad	XX     #4       AX     S05       ay     1       ia     4       ia     1       ia     1       ia     5       ia     5       ia     5	<pre>;save ACC in Y for now ;anticipate not \$C000 range ;get page address ;test for \$C0-\$CF range ;branch if not ;select primary \$D000 space ;Plus carry =+\$10</pre>				
C428:D0 02 C42C	60 bn	ne mem 9	;branch always taken				

26 BANGER2	Apple //c dia	ignost	cs	20-OCT-86 06:41 PAGE 107	26 BANGER2	Apple //c dia	gnosti	lcs	20-OCT-86 06:41 PAGE 108
C472:38 C473:AA	98 MEMERROR 99 BADBITS	tax		;indicate main ram failure ;save bit pattern in x for now	C4CA:A2 02 C4CC:7A	143 BADSWTCH 144	ply	#2	
C474:AD 13 C0 C477:B8 C478:10 03 C47D		lda clv bpl	rdramrd bbitsl	;main or aux mem? ;with V-FLG ;branch if primary bank	C4CD:08 C4CE:BD 6C C8 C4D1:28	145 146 bswtchl 147	php lda plp	smess, x	;anticipate MMU error
C47A:2C 2A C8 C47D:A9 A0 C47F:A0 06	103 104 bbits1 105	bit lda ldy	setv #\$A0 #6	;try to clear video screen	C4D2:08 C4D3:90 03 C4D8 C4D5:BD 6F C8	148 149 150	php bcc lda	bswtch2 smess+3.x	;branch if not IOU error ;anticipate IOU error
C481:99 FE BF C484:99 06 C0 C487:88	106 clrsts 107 108	sta sta	ioadr-2,y ioadr+6,y		C4D8:C0 06 C4DA:90 0B C4E7 C4DC:C0 08	151 bswtch2 152 153	cpy bcc cpy	#6 bswtch3 #8	;compare with where we left off ;skip if MMU
C488:88 C489:D0 F6 C481	109 110	dey dey bne	clrsts		C4DE:90 04 C4E4 C4E0:C0 11	154 155	bcc cpy	bswtch2a #\$11	;skip if GLU (ioudis or dhires failure)
C48B:8D 51 C0 C48E:8D 54 C0 C491:99 00 04	111 112 113 clrs	sta sta sta	txtset txtpage1 \$400,y		C4E2:90 03 C4E7 C4E4:BD 72 C8 C4E7:9D B8 05	156 157 bswtch2a 158 bswtch3	bcc lda sta	bswtch3 smess+6,x screen,x	;skip if IOU ;GLU error (ioudis failure)
C494:99 00 05 C497:99 00 06 C49A:99 00 07	114 115 116	sta sta sta	\$500,y \$600,y \$700,y		C4EA:CA C4EB:10 E1 C4CE C4ED:30 FE C4ED	159 160 161 hangy	dex bpl bmi	bswtch1 hangy	;print "MMU", "IOU" or "GLU" ;branch forever
C49D:C8 C49E:D0 F1 C491	117 118	iny bne	clrs		C4EF:A0 01	163 SWCHTST	ldy	#MMUIDX	1222000 202000
C4A0:8A C4A1:F0 27 C4CA C4A3:A0 03	121	t xa beq ldy	BADSWTCH #3	;test for switch test failure ;branch if it was a switch	C4F1:A9 7F C4F3:6A	164 swtst1 165 swtst2	lda ror	#\$7F a	;set IOU/MMU switches to match A
C4A5:B0 02 C4A9 C4A7:A0 05 C4A9:A9 AA	122 123 124 badmain	bcs ldy lda	badmain #5 #\$AA	;branch if ZP ok ;mark aux report with an asterisks	C4F4:BE 2F C8 C4F7:F0 0F C508 C4F9:90 03 C4FE		ldx beq bcc	SWTBLO, y swtst4 swtst3	;branch if done setting switches ;branch if setting switch to 0-state
C4AB:50 03 C4B0 C4AD:8D B0 05 C4B0:B9 66 C8	125 126 127 badprim	bvc sta lda	badprim screen-8 rmess,y		C4FB:BE 41 C8 C4FE:9D FF BF C501:C8	169 170 swtst3 171	ldx sta iny	SWTBL1, y ioadr-1, x	;else get index to set switch to 1 ;set switch
C4B3:99 B1 05 C4B6:88	128 129	sta dey	screen-7,y		C502:D0 EF C4F3 C504: C504:AE 30 C0		bne ldx	swtst2	;branch always taken
C4B7:10 F7 C4B0 C4B9:A0 10 C4BB:8A	131 132 bbits2	bpl ldy t xa	badprim #\$10	;message is either "RAM" or "RAM ZP" ;print bits	C507:2A C508:88	175 176 swtst4	rol dey	spkr a	
C4BC:4A C4BD:AA C4BE:A9 58	133 134 135	lsr tax lda	a #\$58	;bits are printed as ascii 0 or 1	C509:BE 53 C8 C50C:F0 13 C521 C50E:30 F4 C504		ldx beq bmi	RSWTBL, y swtst6 click	;now verify the settings just made ;branch if done this pass ;branch if this switch no to be verified.
C4C0:2A C4C1:99 B6 05 C4C4:88	136 137 138	rol sta dey	a screen-2,y		C510:2A C511:90 07 C51A C513:1E 00 C0	180 181 182	rol bcc asl	a swtst5 ioadr,x	
C4C5:88 C4C6:D0 F3 C4BB	139 140	dey bne	bbits2		C516:90 1F C537 C518:B0 EE C508	183	bcc bcs asl	swerr swtst4 ioadr,x	;branch always
C4C8:F0 FE C4C8	141 hangx	beq	hangx	;hang forever and ever	C51A:1E 00 C0 C51D:B0 18 C537 C51F:90 E7 C508	186 187	bcs bcc	swerr swtst4	;branch always
					C521: C521:2A C522:C8	188 * 189 swtst6 190	rol iny	a	;restore original value ; and IOU/MMU index
					C523:38 C524:E9 01 C526:B0 CB C4F3	191 192 193	sec sbc bcs	#1 swtst2	;try next pattern
					C528:88 C529:F0 08 C533 C52B:C0 08	194	dey beq cpy	swtst7 #IOUIDX-1	;was MMU just tested? ;yes, go test IOU ;was IOU just tested?
					C52D:D0 10 C53F C52F:A0 11 C531:D0 BE C4F1	197 198	bne ldy bne	BIGLOOP #GLUIDX swtst1	;no, go loop again ;yes, go test IOUDIS switch ;branch always
					CJJI.DV DL C4FI	133	Dile	JHLOLI	Interior athars

26 BANGER2	Apple //c diagnostics	20-OCT-86 06:41 PAGE 109	26 BANGER2	Apple //c diagnostics		20-OCT-86 06:41 PAGE 110
C533:A0 09 C535:D0 BA C4F1 C537:5A C537:5A C538:A2 00 C53A:C0 0A C53C:4C 7D C4	200 swtst7 ldy #IOUI 201 bne swtst 202 * 203 swerr phy 204 ; 205 ldx #0	<pre>IDX it1 ;branch always ;save y to distinguish from MMU or GLU failure ;indicate switch error IDX+1 ;set carry if IOU was cause</pre>	C53F:46 80 C541:D0 AC C4EF C543:A9 A0 C545:A0 00 C547:99 00 04 C54A:99 00 05 C54D:99 00 06 C550:99 00 07 C553:C8 C554:D0 F1 C547 C556:AD 61 C0 C559:2D 62 C0 C559:2D 62 C0 C559:2A5 FF C551:85 FF C561:90 03 C566 C563:4C 8E D4 C566:AD 51 C0 C569:A0 08 C566:B9 75 C8 C566:P9 B8 05 C571:88 C562:99 B8 05 C571:86 C562:10 F7 C568	209 BIGLOOP       1.         210       blg2         211 blp2       1.         212       1.         213 blp3       s:         214       s:         215       s:         216       s:         217       i.         218       b.         219 blp4       Ll         220       A.         221       a.         222       II         223       Ll         224       b.         225       j.         226 *       226         227 dquit       L.         228       Ll         229 suc2       L.         230       s.         231       d.	sr \$80 ne SWCHTST ia #\$A0 yy #0 a \$500,y a \$500,y a \$600,y a \$600,y yy ne blp3 DA butn0 H0 butn1 bl butn0 H0 butn1 sl a AC \$FF ac dquit np DIACS ia txtset jy #8 la success,y a SCREEN,y	;clear screen for success message ;test for both Open and Closed Apple ; pressed ;put result in carry ;put success message on the screen
			C574:30 E0 C556			;loop forever

C576: C580:

000A 235 66

ds \$c580-\*,\$00 include rw.slinky

27 RW.SLINKY	Apple //c diag	gnostics	5	20-OCT-86 06:41 PAGE 111	27 RW.SLINKY	Apple //c di	agnosti	.CS	20-OCT-86 06:41 PAGE 112		
C580: C580: C580: C580: C580:	3 * PREAD - 4 * D7 of th	Reads h	oytes from can ess = 1 if au	rd into the Apple < ram	C5EE:A9 2D C5F0:8D F8 04 C5F3:8D 81 C0 C5F6:60	60 prbad 61 62 prbadz 63	lda sta sta rts	∦badblk error romin		id address he rom back in	
C580:DA C581:AE 78 06 C584:FE 00 C0 C587:FA	9	ldx s	sl.lcstate \$C000,x	;save x ;get language card state ;restore it, the rom is ayway ;restore x							
C587:54 49 C588:A5 49 C587:50 F8 BF C587:54 AA C587:90 F9 BF C592:A5 4B C594:29 7F C596:D9 B8 03 C599:80 53 C5EE C598:20 TA BF C598:20 TA BF C598:20 TA BF C598:20 TA BF C532:80 04 C0 C5A1:00 03 C5AC C5A2:40 00 C5A2:40 00 C5B2:F0 14 C5C9:C6 48 C5D2:40 78 05 C5D2:40 78 C5D2:40 78 C5D2:41 45 C5D2:50 FB BF C5D2:91 45 C5D2:50 FB BF C5D2:91 45 C5D2:20 FB BF C5D2:91 45 C5D2:21 47 C5D2:20 FB BF C5D2:21 47 C5D2:21 47 C5D2:21 47 C5D2:21 47 C5D2:21 47 C5D2:24 47 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:25 C5D2:	12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 prmain 28 29 30 31 prl∞p 32 33 34 35 36 37 38 39 40 41 prlast 42 43 44 45 46 prloop2 47	lda I sta a lda I sta a lda I sta a bit I bog I sta a bit I bog I sta a bit I bog I sta a bit I bog I sta a bit I lda I l lda I l lda I l lda I lobel I lda I lobel I lobel I lda I lobel I lda I lobel I lobel I lda I lobel I I lobel I I lobel I I I I I I I I I I I I I I I I I I I	paddr addr1,x paddr1,x paddr1,x paddr1,x spaddr12 \$7F numbanks,y prbad addrh,x rdramwrt wrmainram paddr12 prmain wrcardram #0 pcount1 yval prlast data,x (pbuff),y prloop pbuff11 prloop pcount1 prloop pcount1 prloop pcount1 prloop pcount1 prloop pcount1 prloop pcount1 prodd data,x (pbuff),y data,x (pbuff),y data,x (pbuff),y	<pre>;Move the address ;Move the address ;Mask off high bit ;Valid address ;Save current bank ;Assume main ;If D7 = 1 then aux ;Its the card ram ;More than a page to move? ;Get a byte ;Bump buffer pointer to next page ;Dec page count ;Any bytes left to do? ;Save bytes moved ;C = 1 if odd # of bytes ;Fix main / aux ram</pre>							
C5E7:10 03 C5EC C5E9:8D 05 C0 C5EC:80 05 C5F3	56 57 58 prmain2	sta	prmain2 wrcardram prbadz								
					e de la composition de la comp						
										14	

	27 RW.SLINKY	Apple //c dia	anosti	cs	20-OCT-86 06:41 PAGE 113	27 RW.SLINKY	Apple //c diagnostics			20-OCT-86 06:41 PAGE 114
			-			C667:	124 ********	*****	******	****
	C5F7:				****	C667:	125 * Various			
	C5F7:			ites bytes from iress = 1 if au		C667:	126 ********	*****	**********	*******
	C5F7: C5F7:	67 * D7 OL U	ne add	11055 = 1 11 20	**************************************					
	CJET:	00				C667:	128 * Status		able	
	C5F7:DA	70 sl.pwrite	nhx		;save x		129 stattbl	equ	*	
	C5F8:AE 78 06	71	ldx	sl.lcstate	get language card state	C667:F8	130	dfb	\$F8	;Status byte
	C5FB:FE 00 CO	72	inc	\$C000,x	restore it, the rom is ayway	C668:00 00 00	131	dfb	\$00,\$00,\$00	;Size
	C5FE:FA	73	plx		;restore x	C66B:07	132	dfb	7	;Name length
						C66C:	133	MSB	OFF 'RAMCARD'	
	C5FF:A5 49	75	lda	paddr	;Move the address	C66C:52 41 4D 43	134 135	asc	RAMCARD	,
	C601:9D F8 BF	76	sta	addrl,x	*	C673:20 20 20 20 20	135	asc MSB	ON	
	C604:A5 4A	77	lda	paddr+1		C67C: C67C:00 00	130	dw	0	;Type subtype
	C606:9D F9 BF	78	sta	addrm, x		C67E:01 01	138	dw	revnum	; Version
	C609:A5 4B	79	lda	paddr+2		C0/6.01 01	150		1 CVIIda	,
	C60B:29 7F	80	and	#\$7F	Mask off high bit	C680:03 03 03	140 parmtbl	dfb	03.03.03	;Table of parameters
•	C60D:D9 B8 03	81	cmp	numbanks, y	;Valid address	C683:03 03 03	141	dfb	03,03,03	
	C610:B0 DC C5EE	82 83	bge	prbad addrh.x		C686:01 01 03	142	dfb	01,01,03	
	C612:9D FA BF C615:2C 13 C0	83	sta bit	rdramrd	;Save current bank	C689:03 01 01	143	dfb	03,01,01	
	C618:08	85	php	IUIANIU	, save current bank	C68C:01 01 01	144	dfb	01,01,01	
	C619:8D 02 C0	86	sta	rdmainram	:Assume main	C68F:01 04 04	145	dfb	01,04,04	
	C61C:24 4B	87	bit	paddr+2	: If D7 = 1 then aux	C692:04 04 FF	146	dfb	04,04,\$FF	
	C61E:10 03 C623	88	bpl	pwmain	,	C695:FF FF FF	147	dfb	\$FF, \$FF, \$FF	
	C620:8D 03 C0	89	sta	rdcardram	; Its the card ram	C698:FF FF	148	dfb	SFF, SFF	
	C623:A0 00	90 pwmain	ldy	#0			 			makle of summad addresses
	C625:A5 48	91	lda	pcount+1	;More than a page to move?		150 cmdtbl	equ	Nortato 1	;Table of command addresses :Status unit 0
	C627:8D F8 05	92	sta	yval		C69A:52	151	dfb dfb	>pstat0-1 >sl.pstatus-1	
	C62A:F0 14 C640	93	beq	pwlast		C69B:73	152	dfb	>pzcmd-1	Read block unit 0
	C62C:B1 45	.94 pwloop	lda	(pbuff),y	;Get a byte	C69C:2F C69D:B8	154	dfb	>prdblk-1	Read block
	C62E:9D FB BF	95	sta	data, x		C69E:2F	155	dfb	>pzcmd-1	Write block unit 0
	C631:C8	96	iny			C69F:BC	156	dfb	>pwrblk-1	Write block
	C632:B1 45	97	lda	(pbuff),y		C6A0:2F	157	dfb	>pzcmd-1	Format unit 0
	C634:9D FB BF	98 99	sta iny	data, x		C6A1:38	158	dfb	>iorts-1	Format
	C637:C8 C638:D0 F2 C62C	100	bne	pwloop		C6A2:69	159	dfb	>pcntl-1	;Control unit 0
	C63A:E6 46	101	inc	pbuff+1	;Bump buffer pointer to next page	C6A3:69	160	dfb	>pcntl-1	;Control
	C63C:C6 48	101	dec	pcount+1	;Dec page count	C6A4:38	161	dfb	>iorts-1	;Init unit O
		103	bne	pwloop	page bound	C6A5:38	162	dfb	>iorts-1	;Init
	C640:A5 47	104 pwlast	lda	pcount	;Any bytes left to do?	C6A6:2F	163	dfb	>pzcmd-1	;Open unit 0
	C642:8D 78 05	105	sta	xval		C6A7:2F	164	dfb	>pzcmd-1	;Open
	C645:F0 13 C65A	106	beq	pwdone		C6A8:2F	165	dfb	>pzcmd-1 >pzcmd-1	;Close unit 0 :Close
	C647:4A	107	lsr	A	;C = 1 if odd # of bytes	C6A9:2F C6AA:2F	166 167	dfb	>pzcmd-1	Read unit 0
		108	bcs	pwodd	×	C6AB:39	168	dfb	>pread2.z-1	Read
	C64A:B1 45	109 pwloop2	lda	(pbuff),y		C6AC:2F	169	dfb	>pzcmd-1	Write unit 0
	C64C:9D FB BF	110	sta	data, x		C6AD:3C	170	dfb	>pwrite2-1	;Write
	C64F:C8	111	iny	(-h		C6AE:45	171	dfb	>xstatus-1	ProDOS status call
	C650:B1 45	112 pwodd 113	lda	(pbuff),y		C6AF:9D	172	dfb	>xread-1	ProDOS read call
	C652:9D FB BF C655:C8	113	sta iny	data, x	1	C6B0:A1	173	dfb	>xwrite-1	;ProDOS write call
	C656:C4 47	115	cpy	pcount	10	C6B1:38	174	dfb	>iorts-1	;ProDOS format call
		115	bne	pwloop2		C6B2:3F	175	dfb	>dosconv2-1	;Dos Command
	C65A:8D 02 C0	117 pwdone	sta	rdmainram	;Fix main / aux ram	C6B3:42	176	dfb	>xdiag-1	;Diagnostics !
	C65D:28	118	plp							
	C65E:10 03 C663		bpl	pwmain2						
	C660:8D 03 C0	120	sta	rdcardram						
	C663:8D 81 C0	121 pwmain2	sta	romin	;put the rom back in					
	C666:60	122	rts							

	27 RW.SLINKY	Apple //c dia	gnosti	CS	20-OCT-86 06:41 PAGE 115	28 MCODE.X.AUX	Apple //c di	agnost	ics	20-OCT-86 06:41 PAGE 116
•	C(D4.D3	178 swsl.bt	nhu		100100 1	C71C:	2 ********	******	************	*********
	C6B4:DA		phx		;save x					
	C6B5:20 16 C8	179	jsr	getlc	;get language state	C71C:	3 * the Id	110W1N	g code had bell	er start at \$C71C or else
	C6B8:5A	180	phy		;save it	C71C:	4 *******	*****	************	**********
	C6B9:8C 78 06	181	sty	sl.lcstate	;save it here too					
	C6BC:20 EF D8	182	jsr	boot.sl	do the boot	C71C:8D 28 C0	6	sta	rombank	
	C6BF:4C OE C8	183	jmp	fixlc	restore language card state and return	C71F:4C C2 C6	7	jmp	sw.setmou	;do the real thing
	COBF.AC OF CO	105	յաք	TIMIC	, rescore ranguage caru scace and recurn	0/11.40 02 00	,	յաթ	Sw. Secuou	yuo che rear ching
	C6C2:DA	185 sw.setmou			;save x	C722:8D 28 C0	9	sta	rombank	
	C6C3:20 16 C8	186	jsr	getlc	;get language card state	C725:4C CD C6	10	jmp	sw.mtstint	;do the real thing
	C6C6:5A	187	phy		save it					
	C6C7:20 21 D6	188	jsr	x.setmou	set the mouse mode to a	C728:8D 28 C0	12	sta	rombank	
				fixlc			13	jmp	sw.mread	;do the real thing
	C6CA:4C OE C8	189	jmp	TIXIC	;restore language card state and return	C72B:4C D8 C6	13	յաթ	Sw.mreau	, to the rear thing
	C6CD:DA	191 sw.mtstin	t phx		;save x	C72E:8D 28 C0	15	sta	rombank	
	C6CE:20 16 C8	192	jsr	getlc	;get language card state	C731:4C E3 C6	16	jmp	sw.mclear	; do the real thing
	C6D1:5A	193	phy		save it					
	C6D2:20 C2 D6	194	isr	x.mtstint	check mouse status bits	C734:8D 28 C0	18	sta	rombank	
							19		sw.mclamp	;do the real thing
	C6D5:4C 0E C8	195	jmp	fixlc	;restore language card state and return	C737:4C EE C6	19	jmp	sw.mclamp	, do the real thing
	C6D8:DA	197 sw.mread	phx		;save x	C73A:8D 28 C0	21	sta	rombank	
	C6D9:20 16 C8	198	jsr	getlc	;get language card state	C73D:4C F9 C6	22	jmp	sw.mhome	;do the real thing
	C6DC:5A	199	phy	<b>,</b>	save it					
	C6DD:20 79 D6	200	jsr	x.mread	updates the mouse screen holes	C740:8D 28 C0	24	sta	rombank	
										ide the real thing
	C6E0:4C 0E C8	201	jmp	fixlc	;restore language card state and return	C743:4C 04 C7	25	jmp	sw.initmouse	;do the real thing
	C6E3:DA	203 sw.mclear	phx		;save x	C746:8D 28 C0	27 moveii	g sta	rombank	
	C6E4:20 16 C8	204	isr	getlc	get language card state	C749:4C 9A CF	28	jmp	m.oveirg	
	C6E7:5A	205	phy	,	save it			1.1		
	C6E8:20 68 D6	206	jsr	x.mclear	; sets the mouse to 0,0	C74C:8D 28 C0	30	sta	rombank	
	C6EB:4C OE C8	207	jmp	fixlc	;restore language card state and return	C74F:4C B4 C6	31	jmp	swsl.bt	
	C6EE:DA	209 sw.mclamp	phx		; save x	C752:8D 28 C0	33	sta	rombank	
	C6EF:20 16 C8	210	jsr	getlc	get language card state	C755:DA	34	phx		;save x
	C6F2:5A	211	phy	yours	save it	C756:20 16 C8	35	jsr	getlc	get language card state
		212				C759:5A	36		yeere	;save it
	C6F3:20 A3 D6		jsr	x.mclamp	store new mouse bounds		30	phy	al lastate	
	C6F6:4C 0E C8	213	jmp	fixlc	;restore language card state and return	C75A:8C 78 06		sty	sl.lcstate	;save it here too
						C75D:20 00 D8	38	jsr	execute	;do something with slinky
	C6F9:DA	215 sw.mhome	phx		;save x	C760:4C 0E C8	39	jmp	fixlc	;restore language card state and return
	C6FA:20 16 C8	216	jsr	getlc	get language card state					
	C6FD:5A	217	phy		;save it	C763: 001	D 41	ds	\$c780-*,\$00	
	C6FE:20 51 D6	218	jsr	x.mhome	clear mouse position and status	C780:	68		ude switcher2	;Bank switch stuff @ 2:C780
						C100.	00	THET	due awitcheiz	, bank Switch Stall E 2.0700
	C701:4C OE C8	219	jmp	fixlc	;restore language card state and return					
	C704:DA	221 sw.initmo			;save x					
	C705:20 16 C8	222	jsr	getlc	;get language card state					
	C708:5A	223	phy	•	;save it					
	C709:20 00 D6	224	jsr	i.nitmouse	reset the mouse					
	C70C:4C 0E C8	225	jmp	fixlc	restore language card state and return					
	CIUC.4C VE C0	223	յաք	TINIC	, rescore ranguage card scace and recurn					
	C70F: 000D		ds	\$C71C-*,00						
	C71C:	67	inclu	ide mcode.x.aux						

29 SWITCHER2	Apple //c diagno	ostics	20-OCT-86 06:41 PAGE 117	29 SWITCHER2	Apple //c dia	agnost	ics	20-OCT-86 06:41 PAGE 118
C780: 0000 C780: C780: C780: C780:	2 d 3 ********** 4 * 5 * SWITCHING	s \$C780-*,\$00		C80E:FA C80F:FE 00 C0 C812:FA C813:4C 84 C7	60 fixlc 61 62 63	plx inc plx jmp	\$C000,x swrts2	;Restore LC ;Restore real X
C780: C780: C780: C780:8D 28 C0	6 * 7 ********	ta rombank		C816: C816:	65 *********	state in Y		
C783:40 C784:8D 28 C0 C787:60 C788:8D 28 C0 C788:8D 28 C0 C788:4C 62 FA	10 swrts2 s 11 r 12 swreset2 s 13 j	mp reset	Jac ester	C816: C816: C816 C816:A0 81 C818:2C 12 C0 C81B:10 0C C829 C81D:A0 8B	67 ********* 68 getlc 69 70 71 72	equ ldy bit bpl ldy	* #\$81 rdlcram glcdone #\$8B	;Language card enabled?
C78E:8D 28 C0 C791:2C 87 C7 C794:4C 04 C8 C797:8D 28 C0 C79A:4C 80 C8 C79D:8D 28 C0	15 b 16 ji 17 swsthk2 s 18 ji	ta rombank it swrtsop mp irgent ta rombank mp pcnv ta rombank	;Irq entry :Mouse basic routines	C81F:2C 11 C0 C822:10 02 C826 C824:A0 83 C826:BD 81 C0 C829:60	73 74 75 76 glcbnk1 77 glcdone	bit bpl ldy sta rts	rdlcbnk2 glcbnk1 #\$83 romin	;Bank 2? ;Bank 1!
C7A0:4C 00 D4 C7A3:8D 28 C0 C7A6:4C F1 C7 C7A9:8D 28 C0	20 ju 21 s 22 ju 23 s	mp basicin ta rombank mp swsttm3 ta rombank	;Set terminal mode ;Jump to command routine	C82A:	79 * Diagnos	stic r	outine tables	
C7AC:4C 06 C8 C7AF:8D 28 C0 C7B2:4C 4E C3 C7B5:8D 28 C0 C7B8:4C 97 C3	25 s 26 j 27 s	mp swcmd3 ta rombank mp moveaux ta rombank mp xfer	;Aux move ;XFER	C82A: C82A C82A:53 43 2B 29 C82F:00 89 03 05 C837:00 83 51 53 C841:00 81 04 06	80 setv 81 ntbl 82 swtbl0 83 84 swtbl1	equ dfb dfb dfb dfb	\$00,\$83,\$51,	7 \$05,\$09,\$01,\$7F,\$5F \$53,\$55,\$57,\$0F,\$0D,\$00,\$80 \$06,\$0A,\$02,\$7F,\$60
C7BB:8D 28 C0 C7BE:4C 00 C1 C7C1:8D 28 C0 C7C4:4C 8E D4	29 s 30 j 31 s 32 j	ta rombank mp mouseint ta rombank mp diags	;Mouse interrupt handler ;Diagnostics	C849:00 84 52 54 C853:00 11 13 14 C85B:00 12 1A 1B C866:	85 86 rswtbl 87 88	dfb dfb dfb MSB	\$00,\$84,\$52, \$00,\$11,\$13, \$00,\$12,\$1A, ON	\$54,\$56,\$58,\$10,\$0E,\$00,\$7F \$14,\$16,\$18,\$FF,\$7F \$18,\$1C,\$1D,\$1E,\$1F,\$00,\$7E,\$00
C7C7:8D 28 C0 C7CA:4C 80 C5 C7CD:8D 28 C0 C7D0:4C 4F C2 C7D3:8D 28 C0	34 j 35 s 36 j	ta rombank imp atalk ta rombank imp serout3 ta rombank	;Appletalk ;Serial output ;Get status	C866:D2 C1 CD A0 C86C:CD CD D5 C9 C875:D3 F9 F3 F4	89 rmess 90 smess 92 success	asc asc asc	"RAM "MMUIOUGLU" "System	2 <b>P</b> " OK"
C7D6:4C AC C2 C7D9:8D 28 C0 C7DC:4C C3 C2 C7DF:8D 28 C0	38 j 39 s 40 j	mp getstat ta rombank mp xrdser ta rombank	;Read from serial port ;Get char from buffer	C87E: 0002 C880: 0780 D000:	<b>69</b> 70 71	ds ds incl	\$C880-*,0 \$D000-*,0 ude command	;Protocol converter ;Serial port command processor
C7E2:4C F7 C2 C7E5:8D 28 C0 C7E8:4C C5 D4 C7EB:8D 28 C0	43 s 44 j 45 swxfgo2 s	mp getbuf ta rombank mp zznm ta rombank	;Go to users xfer dest					
C7EE:6C ED 03 C7F1:DA C7F2:20 16 C8 C7F5:5A C7F5:5A	47 swsttm3 p 48 j 49 p	imp (\$3ED) hx jsr getlc hy jsr setterm	;Save X					
C7F9:80 13 C80E C7FB: 0008 C803:4C 8E C7	51 b 53 d	bra fixlc ls \$C803-*,0 jmp swirq2	;Fix Language card and return ;\$C803 interrupt entry point					
C806:DA C807:20 16 C8 C80A:5A C80B:20 00 D0	57 j 58 p	bhx jsr getlc bhy jsr command	;Go to the command routine ;Get language card state ;Save it					
				1				

4	30 COMMAND	Command proce	essor	for serial & co	omm 20-OCT-86 06:41 PAGE 119	30 COMMAND	Command proce	essor	for serial & 🗙	omm 20-OCT-86 06:41 PAGE 120
458					*****	D034:C9 00	60	cmp	tucspace	; is it a space? (uppercased)
	D000:				ports 5 new 2-character commands. These	D036:D0 04 D03C	61	bne	incmd3	no, go on with 2-chr cmd handling
	D000:				a feature of the serial port and are	D038:18	62	clc	Include	; yes, ignore spaces between characters
					ent in the super serial card for the //.	D039:	63 ;	010		of 2-chr commands
	D000:	6 *		cherr equivare	ent in the super serial card for the //.	D039:68	64	pla		pull uppercased char off stack
	D000:			ands are as fol	love	D03A:80 E4 D020	65	bra	nocmd2	; ie mark them "handled" and don't
	D000:					D03C:	66 ;	bra	nocinaz	do anything else
	D000:			d LF out after		buse.	ου ,			to anything cite
	D000:			ect XOFF, and w		D03C:BD B8 03	68 incmd3	lda	sermode, x	get sermode back
	D000:			ept keyboard in		D03F:48	69	pha	Jermouelyn	save sermode for a minit
	D000:			ore LF in after	n count > printer width	D040:29 07	70	and	#7	throw out all but bits 0-2
	D000:	12 * C	- 400	o CR when corun	in count > princer width	D042:8D F8 06	71	sta	temp	;save - this is index of which cmd it is
	D000:		. E 1	ation \$770 /man	t 1) and \$77A (port 2) are as follows:	D045:68	72	pla	comp	;get sermode back
	D000:			echo output to		D046:29 F0	73	and	#SF0	now clear bits 0-3
	D000:			generate LF at		D048:9D B8 03	74	sta	sermode, x	; since we're done with them now
	D000:			accept XOFF if		D04B:68	75	pla		get character back
	D000:			ignore keyboan		D04C:DA	76	pha		shove x (Cn) on stack
	D000:			accept LF in a		D04D:AE F8 06	77	ldx	temp	get index to command's 1st chr
	D000:				as received through the ACIA and is in	D050:C9 45	78	Cmp	1\$45	is it an E?
	D000:	20 * 0.	11 2 -		(port 1) or \$67E (port 2) if on	D052:F0 71 D0C5	79	beg	enable	yes
	D000:		i+ 1 _		ed, awaiting XON if on	D054:C9 44	80	cmp	#\$44	;no, is it a D?
	D000:				port if on, printer port if off	D056:F0 6F D0C7	81	beg	disable	; yes
	D000:	24 *******	******	**********	***********	D058:FA	82	plx		;retrieve X=Cn (old X still in temp)
		27			and a second source of the second statement of the second s	D059:DA	83	phx		push it back to keep stack neat
	D000: 000D	26 charCR	egu	\$0D		D05A:DD 38 06	84	cmp	eschar, x	; compare to the command character
	D000: 0000	27 ucspace	equ	\$00	;need an "upper case" space character	D05D:08	85	php		; save result of comparison for a bit
		21 acapace	cqu	400	These an apper subs space sharaster	D05E:AE F8 06	86	ldx	temp	;reload X= index to cmd's first chr
	D000:48	29 command	pha		shove character on stack	D061:28	87	plp	•	;retrieve result of comparison of char
	D001:3C B8 03	30	bit	sermode, x	;Already in command?	D0 62 :	88 ;			to command char
	D004:30 1C D022	31	bmi	incmd	; If so, go do it	D062:F0 13 D077	89	beq	flagit	;yes tis 1-chr cmd followd by nother cmd
	D006:BC 38 06	32	ldy	eschar, x	; If eschar = 0 ignore commands	D064:C9 0D	90	cmp	charCR	; is it a (guess what) CR?
	D009:F0 14 D01F	33	beg	nocmd	,	D066:F0 17 D07F	91	beq	oneletter	;yes - a 1-chr command
	D00B:5D 38 06	34	eor	eschar, x	; Is it the command char?					
	DOOE:OA	35	asl	A	; Ignore high bit	D068:	93 ; come he	re for	unimplemented	but legal 2-char commands
	DOOF:DO OE DOIF	36	bne	nocmd	; char not command char					
	D011:AC FB 07	37 command1	ldy	cursor	;Save the cursor	D068: D068	95 cmd2null		*	
	D014:8C 79 06	38	sty	oldcur		D068:FA	96	plx		;pull x (Cn) off stack
	D017:A0 BF	39	ldy	#cmdcur	;Set command cursor	D069:AD 79 06	97	lda	oldcur	;restore non-cmd-mode cursor
	D019:8C FB 07	40	sty	cursor		D06C:8D FB 07	98	sta	cursor	
	D01C:4C B5 D0	41	jmp	cominit1	; initiate command mode	D06F:1E B8 03	99	asl	sermode, x	;clear cmd-mode bit (bit 7 of sermode)
						D072:5E B8 03	100	lsr	sermode, x	; by shifting out bit 7 & shifting in a 0
	D01F:38	43 nocmd	sec		;Mark char not handled	D075:80 A8 D01F	101	bra	nocmd	;return marking character not handled
	D020:68	44 nocmd2	pla		;Restore original char				*	the law if not eacher ofter IVDM or T
	D021:60	45	rts				103 flagit	equ		; come here if get eschar after LXFM or T
						D077:FA	104	plx		; need X=Cn to set bit 0 of sermode
	D022: D022	47 incmd	equ	*	;Command mode	D078:DA	105	phx		; but leave Cn on stack too
	D022:BC 42 C1	48	ldy	devno2, x	;Get index for ACIA	D079:FE B8 03	106	inc	sermode, x	; bit 0 was 0, but is now 1 1 means new command mode
	D025:29 5F	49	and	#\$5F	;no hi-bit and upshift lower case	D07C:	107 ;	1.1		:X= index to cmd's first chr
	D027:48	50	pha		;save character	D07C:AE F8 06	108	ldx	temp *	come here if 2-chr cmd turns out 1 chr
	D028:BD B8 03	51	lda	sermode, x	; need to see if in 2-chr command		109 onelette			; come nere ii 2-chi chu curhs ouc i chi ; get command chr
	D02B:89 08	52	bit	#\$08	;bit 3 set if so	D07F:BD 25 D2	110	lda bra	cmd2list,x backtol	; get command chi ; treat it as if we just got it
	D02D:D0 03 D032	53	bne	incmd2	; branch if so	D082:80 0B D08F	111	DIA	DACKLOI	, creat it as if we just you it
	D02F:68	54	pla	1 1*	;pull char back, not in 2-chr cmd	D084: D084	113 incmd1	eau	*	; in command mode, not 2-chrs tho
	D030:80 52 D084	55	bra	incmd1	;go on with regular command mode	D084: D084	113 Incmoi	phx		Save slot
		rn 1			the die and the of a she some de	D085:A2 04	114	ldx	#4	; check 5 possible 2-chr cmds
	D032: D032	57 incmd2	equ	*	; handle 2nd chr of 2-chr commands	D087:DD 25 D2	116 cmd2loop		cmd2list,x	; is it there?
	D032:68	58	pla		; pull char off stack	D08A:F0 71 D0FD		beg	cmd2found	; yes, need to flag it for next time
	D033:48	59	pha		; & reshove it to keep stack neat			ned	DINGELVUIN	,j,,

30 COMMAND	Command proce	essor f	or serial & co	omm 20-OCT-86 06:41 PAGE 121	30 COMMAND	Command	Command processor for serial & comm 20-OCT-86 06:41 PAGE 122					
D08C:CA	118	dex		; nope	DODB:4C 39 D1	176 xrea	ady jmp	cmdi	;go do mask stuff to FLAGS			
D08D:10 F8 D087		bpl	cmd2loop	;try next if there is one	0007.	170	made hit A	talls whather	to set or clear command mode			
	120 backtol	equ	*	; come here to check for 1-chr cmds :Check 13 commands	DODE:	178 ; sei	mode bit v	tells whether	to set of creat command mode			
D08F:A2 0C D091:DD 18 D2	121 122 cmdloop	ldx cmp	#12 cmdlist,x	; Check 15 commands	DODE: DODE	180 cdor	ne equ	*				
D094:F0 74 D10A		beg	cmfound	;Right char?	DODE:BD B8 03	181	lda	sermode, x	;so get it			
D096:CA	124	dex			D0E1:4A	182	lsr	A	shift bit 0 to carry			
D097:10 F8 D091		bpl	cmdloop		DOE2:BO D1 DOB5		bcs	cominit1	; if set, start new cmd mode			
D099:FA	126	plx		;We didn't find it	D0E4:AD 79 06 D0E7:8D FB 07	184 185	lda sta	oldcur cursor	;Restore the cursor ;& fall through to cmset with carry clear			
D09A:68	127	pla			DOEA:08	186 cmse		Cursor	, a fail childigh to tablet with taily cital			
D09B:48	128 129	pha and	#\$7F	if char is cntl char	DOEB:1E B8 03	187	asl	sermode, x	;set command mode according to carry			
D09C:29 7F D09E:C9 20	130	cmp	#\$20	; it can be the new comd char	DOEE:28	188	plp					
DOA0:B0 03 DOA5		bcs	ckdig	branch if not cntl character	DOEF:7E B8 03	189	ror	sermode, x	;leaves carry clear			
DOA2:9D 38 06	132 cmdz2	sta	eschar, x	;save command char and	D0F2:68	190	pla		; character handled			
DOA5:	133 ;			drop thru ckdig to cdone	D0F3:60	191	rts		;because carry clear			
DOA5:49 30	134 ckdig	eor	#\$30	; zap it down to On if char was a digit	DOF4: DOF4	193 cmd2	21 egu		; come here to handle LE & LD			
DOA7:C9 OA	135	cmp	#\$OA	; is it a digit? ; skip if no, an unexpected intruder	DOF4:A9 4C	194	lda	#\$4C	make LE look like L			
DOA9:BO 33 DODE DOAB:AO OA	136	bcs ldy	cdone #10	A = A + 10 * current number	DOF6:28	195	plp	.,	;get P back with carry indicating E or D			
DOAD:6D 7E 07	138 digloop	adc	number	:C=0 on first entry	D0F7:B0 96 D08F	196	bcs	backto1	; carry set means it was an E			
D0B0:88	139	dey			DOF9:A9 4B	197	lda	#\$4B	;make LD look like K			
DOB1:DO FA DOAD	140	bne	digloop		DOFB:80 92 DO8F	198	bra	backtol				
DOB3:80 OA DOBF	141	bra	cominit	;not starting new cmd mode, just save #	DOFD:8A	200 and	2found txa		;copy index of cmd to acc			
	142			start new cmd mode here	DOFE:FA	200 Callo	plx		restore X to Cn			
D0B5: D0B5 D0B5:BD B8 03	143 cominit1 144	equ 1da	sermode, x	; start new chu mode nere	DOFF:1D B8 03	202	ora	sermode, x	copy top 2 bits of sermode			
D0B8:29 C0	145	and	#SC0	; clear bits 0-5 (starting a new cmd seg	D102:09 08	203	ora	#\$08	; & set bit 3 - 2-chr-command-mode flag			
DOBA:9D B8 03	146	sta	sermode, x	; they are used for misc during cmd mode)	D104:9D B8 03	204	sta	sermode, x	;sermode = index to 2-chr cmds issued			
DOBD:A9 00	147	lda	#0	; load a 0 to stuff in NUMBER	D107:38	205	sec		; set carry so we stay in command mode			
DOBF:8D 7E 07	148 cominit	sta	number		D108:80 E0 D0EA	206	bra	caset	; for next time			
D0C2:38	149	sec		;Mark in command mode	D10A:A9 D1	208 cmf	ound 1da	# <cmdcr< td=""><td>;get hi byte of where to go</td></cmdcr<>	;get hi byte of where to go			
D0C3:80 25 D0EA	150	bra	cmset		D10C:48	209	pha		save it on stack			
DOC5: DOC5	152 enable	equ	*	got a 2-chr command aE	D10D:BD F5 D1	210	lda	cmdtable, x	;get lo byte of where to go			
D0C5:38	153	sec		;set carry	D110:48	211	pha		; save it on stack			
D0C6:90	154	dfb	\$90	;bcc to skip next byte (the CLC)	D111:60	212	rts		;go there by RTSing			
	155 disable	equ	*	;got a 2-chr command aD	D112:28	214 cmd	.c plp		restore status to check carry bit			
D0C7:18	156 157	clc		; clear carry ; push P to save carry	D112:20	215	plx		restore slot number in x			
D0C8:08 D0C9:E0 00	157	php cpx	#0	; if X=0 then command is LE or LD	D114:B0 05 D11E		bcs	cmd.cl	skip if enable			
	159	beg	cmd21	so just make it act like L or K	D116:9E B8 04	217	stz	pwdth, x	;CD is same as PWDTH=0, no CR			
DOCD:E0 04	160	Cpx	#4	; if X=4 then command is CE or CD	D119:80 C3 D0DE	218	bra	cdone	;we're done here			
	161	beq	cmd.c	;skip if so		000	-1 14.	A. El A. O. COL	ant window into any geroonholog			
				******	D11B:BC 86 D1 D11E:20 2A D2	220 cmd. 221	.c1 ldy jsr	r.getalt	;get y index into aux screenholes ;go get it from aux			
DOD1:				r FLAGS masks' indexes are 2X+3	D121:9D B8 04	222	sta	pwdth, x	restore default PWDTH			
DOD1: DOD1:	165 * for an			I FINGS MASKS INDERES ALE 2815	D124:80 B8 D0DE		bra	cdone	;we're done here			
DOD1:	166 *******	*****	***********	*******								
D0D1:8A	168	t xa		; copy x to acc for arithmetic	D126:FA	225 cmd		audth u	;Zero escape character ;And the width			
D0D2:18	169	clc		; clear carry for arithmetic	D127:9E B8 04 D12A:A9 00	226 227	stz lda	pwdth,x #0	And the width			
DOD3:0A	170	asl	A	;multiply index by 2	D12C:4C A2 D0	228	jmp	cmdz2				
D0D4:69 03 D0D6:AA	171 172	adc tax	#3	;add 3 to get mask index ;put mask index in X	5120,10 12 50		J."P					
D0D0:AA	172	plp		get carry back								
D0D8:B0 01 D0DB		bcs	xready	; carry set = Enable so X is ready	D12F: D12F			*				
DODA:E8	175	inx	•	;cmd was Disable so inc X to next mask	D12F: D12F	231 cmd)	n equ	*				

30 COMMAND	Command process	or fo	or serial & com	nm 20-OCT-86 06:41 PAGE 123	30 COMMAND	Command proce	ssor f	or serial & co	mm 20-OCT-86 06:41 PAGE 124
D139: D139	233       1         234       b         235       s         235       235         236       d         237       cmdi         e       238         239       cmdik         e       239         240       p         241       cmdi2         242       a	eq fb qu equ equ oly da und	number cmdi2 pwdth,y \$F0 * * flags,y mask1,x mask2,x	;Get number inputted ;skip if 0 ;Update printer width ;BEQ opcode to skip next byte (the PLY) ;Mask off bit we'll change ;Change it	D188:99 F9 BF D18B:AD 7B 06 D18E:0A D18F:20 97 C7	288 cmdr 289 290 291 292 293 294 295 cmdq 295 cmdq 297 cmdt 298	equ sta lda asl jsr bcc jsr clc dfb sec plx	* sstat,y vfactv A swsthk2 cmdq swzzqt2 \$B0	<pre>;Reset the ACIA ;Check if video firmware active ;Save it in C ;assume video firmware active ;branch if good guesser ;Reset the hooks ;Quit terminal mode ;BCS to skip next byte ;Into terminal mode ;Recover X</pre>
D143:99 B8 06 D146:98 D147:AA D148:4C DE D0	244 s 245 t 246 t	ita ya ax	flags,y	;Back it goes ;Put slot back in x ;(via acc) ;Good bye		299 300	jsr bra	setterm cdone2	;set/clear terminal mode
D14B:88 D14C:A9 1F D14E:38 D14F:90 D150:A9 F0 D152:18 D153:39 FB BF D156:8D F8 06 D159:FA D156:8D F8 06 D159:F9 05 D166 D151:0A D162:0A D163:0A D163:0A D164:0A D165:0A D166:0D F8 06 D169:C8 D16A:80 17 D183	250         cmdd         1           251         ss         252           253         cmdb         1           254         c         255           257         p         256           257         p         258           259         a         260           261         a         262           263         ca         262           264         a         265           266         noshift         o           266         noshift         o	sec lfb lda clc and sta olx lda and occ asl asl asl asl	#\$1F \$90 #\$F0 scntl,y temp number #\$0F noshift A A A A temp cmdp2	<pre>;Make y point to command reg ;Mask off high three bits ;C-1 means high 3 bits ;BCC opcode to skip next byte ;Mask off lower 4 bits F0 = BNE ;F0 will skip this if cmdp or cmdd ;Mask off bits being changed ;Save it ;Get inputed number ;Only lower nibble valid ;If C-1 shift to upper 3 bits ;Get the rest of the bits ;Put them in the ACIA ;increment puts em away where they go.</pre>	D1A7:D0 20 D1C9 D1A9:E4 39 D1A8:D0 47 D1F4 D1AD:09 40 D1B7:AC 79 06 D1B2:8C 7A 06 D1B5:A0 DF D1B7:80 07 D1C0 D1B9:F0 0E D1C9 D1B0:AC 7A 06 D1C0:9D 88 03 D1C3:8C 79 06 D1C6:8C FB 07 D1C6:8C FB 07 D1C6:8C FB 07 D1C0:88 D1C1:08 D1C1:08 D1C1:08 D1C2:78 D1C7:89 FA BF	307 308 309 310 311 312 313 314 stclr 315 316 317 stset 318 319 320 stwasok 321 322 323 324	equ lda bit bcc bne cpx bne crx ldy sty ldy sta and ldy sta sty ldy sta sty ldy sta asty ldy sta	sermode, x #\$40 stclr stwasok kswh strts #\$40 oldcur oldcur2 #termcur stset stwasok #\$BF oldcur2 sermode, x oldcur2 sermode, x oldcur2 sermode, x oldcur2 sermode, x	;Get terminal mode status ;Z-1 if not in terminal mode ;Branch if clearing terminal mode ;Was already set ;Are we in the input hooks ;Leaves C-1 if = ;Set term mode bit ;Save what was in oldcur ;Get new cursor value ;Branch if already clear ;Clear the bit ;Restore the cursor ;Save cursor to be restored after command ;want to leave with interrupts active ;but off while we twittle bits
D17E:3A D17F:D0 F6 D177 D181:68 D182:FA	271 p 272 c 273 c 274 l 275 mswait l 276 msloop p 277 p 278 c 279 b 280 c 281 b 282 p 283 p 283 p 284 cmdp2 s	sta Ida Idx oha ola iex one iec	<pre>scomd,y #\$0C scomd,y #233 #83 msloop a mswait * scomd,y cdone2</pre>	;Transmit a break ;Save current ACIA state ;Do the break ;For 233 ms ;Wait 1 ms ;((12*82)+11)+2+3=1000us	D1D2:09 02 D1D4:90 02 D1D8 D1D6:29 FD D1D8:9 FA BF D1D8:49 00 D1D0:6A D1DE:8D FA 05 D1E1:10 07 D1EA D1E3:67 7C 05 D1E4:80 FC 04 D1E3:68 D1E4:80 FC 04 D1E1:28 D1E1:8E FF 06 D1F4:60 D1F5:	327 328 cmdt2 329 330 331 332	ora bcc and equ sta lda ror sta bpl stz stz txa sta plp stx stx rts MSB	<pre>#\$2 cmdt2 #\$FD * scomd,y #0 a typhed cmdt3 twser trser aciabuf twkey trkey</pre>	<pre>;disable receiver interrupts if ; not in terminal mode ;enable when in terminal mode ;set kbd interrupts according to t-mode ;branch if leaving terminal mode ; and ser buf ;use x to enable serial buffering ;restore carry, enable interrupts. ;Flush the type ahead buffer</pre>

30 COMMAND	Command proce	essor	for serial & c	omm 20-OCT-86 06:41 PAGE 125	31 MBAS	(C		mouse BASIC	routine	es	20-OCT-86 06:41 PAGE 126
D1F5: D1F5	344 cmdtable	equ	•	;command routines' lo bytes	D400:			3 ********	*****	* * * * * * * * * * * * * * *	*****
D1F5:38	345	dfb	>cmdi-1		D400:				N - inj	put from basic	
D1F6:38	346	dfb	>cmdk-1		D400:			5 *			
D1F7:38	347	dfb	>cmdl-1		D400:					XXX, +YYYYY, +SS	
D1F8:2E	348 349	dfb dfb	>cmdn-1 >cmdcr-1		D400:						= y position, SS = status
D1F9:2E D1FA:4F	350	dfb	>cmdb-1		D400: D400:					y pressed tton pressed	
D1FB:4B	351	dfb	>cmdd-1		D400:					tton just pressed	rod
DIFC:4A	352	dfb	>cmdp-1		D400:					ton just relea	
D1FD:96	353	dfb	>cmdg-1		D400:					ton not press	
D1FE:87	354	dfb	>cmdr-1		D400:			13 *******	*****	*********	******
D1FF:6B	355	dfb	>cmds-1								
D200:98	356	dfb	>cmdt-1		D400:91			15 basicin	sta	(basl),y	;fix flashing char
D201:25	357	dfb	>cmdz-1		D402:A9			16	lda	<pre>#&gt;inent</pre>	;fix input entry
D202:	359 * masks f		IKL	N CR XE XD FE FD ME MD	D404:85			17 18	sta 1da	kswl kbd	the state back and
D202:7F BF BF 7F	360 mask1	dfb		\$7F,\$FF,\$DF,\$DF,\$EF,\$EF,\$F7,\$F7	D406:AD	00 00		18	asl	A	;test the keyboard
D20D:80 00 40 00	361 mask2	dfb		\$00,\$00,\$20,\$00,\$00,\$10,\$00,\$08	D403.0A			20	php	n	;save kbd and int stat for later
5205.00 00 10 00	ovi adone	urs	+00/+00/+10/	,,,,,,,,	D40B:78			21	sei		;no interrupts while getting position
D218: D218	363 cmdlist	equ	*		D40C:20	79 D6		22	jsr	x.mread	The incorreges while governg position
D218:49 4B 4C 4E	364	asc	"IKLN"		D40F : A0			23	ldy	#5	;move x position into the buffer
D21C:0D	365	dfb	\$0D	;cr (part of cmdlist)	D411:AE			24	ldx	mouxh	
D21D:42 44 50 51	366	asc	"BDPQRSTZ"		D414:AD			25	lda	mouxl	
D225: D225			*	a she are det first she	D417:20			26	jsr	hextodec	;convert it
D225:4C 58 46 4D	368	asc	"LXFMC"	;2-chr commands' first chrs	D41A:A0 D41C:AE			27 28	ldy ldx	#12 mouyh	
D22A:	370 ********	*****	* * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	D41C:AL			29	lda	mouyl	
D22A:				TALT in main rom. Only the	D411.10			30	isr	hextodec	
D22A:	372 * locatio	on is a	different.		D425:AD			31	lda	moustat	
D22A:	373 ********	*****	**********	* * * * * * * * * * * * * * * * * * * *	D428:2A			32	rol	A	
					D429:2A			33	rol	A	
D22A:AD 13 C0	375 r.getalt		rdramrd	;save state of aux memory	D42A:2A			34	rol	A	
D22D:0A	376	asl	rd80col	the sources with the	D42B:29			35	and	<b>#</b> 3	
D22E:AD 18 C0 D231:08	377 378	lda php	rdaucol	;and the 80STORE switch	D42D:49 D42F:1A	03		36 37	eor	#3 A	
D232:8D 00 C0	379	sta	clr80col	; no 80STORE to get page 1	D420:28			38	plp	A	;restore int & kbd status
D235:8D 03 C0	380	sta	rdcardram	pop in the other half of RAM	D431:A0	10		39	ldy	#16	JESTOTE THE & KMA Status
D238:B9 78 04	381	lda	\$478, y	;read the desired byte	D433:20			40	jsr	hexdec2	;x=0 from last div10
D23B:28	382	plp		; and restore memory	D436:7A			41	ply		
D23C:B0 03 D241		bcs	r.getalt1		D437:A2			42	ldx	#17	;x = eol
D23E:8D 02 C0	384	sta	rdmainram		D439:A9			43	lda	#\$8D	;cr
D241:10 03 D246 D243:8D 01 C0	385 r.getalt1 386	sta	r.getalt2 set80col		D43B:9D			44 putinbuf 45		inbuf,x	. and a sh
D243:60 01 C0	387 r.getalt		Secondor		D43E:4C	04 C/		45	jmp	swrts2	;goback
0210.00	JUT L.yecalt	. 103			D441:			47 ********	*****	******	*******
D247:03 07	389 defidx2	dfb	3,7	;same as DEFIDX in main rom.	D441:						the input buffer
D249:	72	incl	ude mbasic	;Mouse BASIC routines @ 2:C100						ow byte of num	
D249: 01B7	1	ds	\$D400-*,0		D441:			50 *		igh byte of m	
					D441:			51 *	y = p	osition of one	es digit
					D441:			52 ********	*****	*****	*****
					D441:E0	90		54 hextodec	004	#\$80	; is it a negative number?
					D441:E0		452	55	bcc	hexdec2	; is it a negative number:
					D445:49		132	56	eor	#\$FF	;form two's complement
					D447:69			57	adc	#0	;c = 1 from compare
					D449:48			58	pha		;save it
					D44A:8A			59	txa		
					D44B:49	FF		60	eor	#\$FF	

31 MBASIC	mouse BASIC	routines	20-0CT-86 06:41 P	PAGE 127 3	2 BANGER	A	apple //c Dia	gnosti	CS	20-0CT-86 06:41 PAGE	: 128
31 MBASIC D44D:69 00 D44F:AA D450:68 D451:38 D452:8D 14 02 D455:8E 15 02 D458:A9 2B D45A:00 02 D45E D45C:A9 2D D45C:A9 2D D45C:A9 2C D461:90 01 02 D464: D464 D464: D464:A2 11 D466:A9 00 D468:18 D469:2A D460:0A D467:0A D460:0A D460:0A D460:0A D470:2E 14 02 D473:2E 15 02 D476:CA D477:D0 F0 D469 D479:09 30 D47B:99 00 02 D47E:88 D47F:F0 08 D489 D481:CO 07 D483:F0 04 D489:68 D48D:60 D48E:	61 62 63 64 65 hexdec2 66 67 68 69 70 hdpos2 71 72 73 hdloop	adc f0 tax pla sec sta binl stx binh lda f'.+' bcc hdpos lda f'.' pha lda f'.' sta inbuí equ * BINH,L by 10 ldx f16+1 lda f0 clc	<pre>;store the number to ;store the sign in t ;store the sign ;store a comma after ;tl,y ;divide by 10 ) and leave remainder in a 1 ;16 bits and first t ;c=0 so first ROL 1 ;a &gt;= 10? ;tr ;branch if &lt; ;c = 1 from compare [top] ;make a ascii char ;y ne ;stop on 0,6,12 ne ;get the sign ;y</pre>	b convert DD b convert DD the buffer DD r the number DD time do nothing DD leaves a=0 DD and is left set DD DD DD DD DD DD DD DD DD DD DD DD DD	048E:         0497:         0497:         0497:         0497:         0497:         0497:         0497:         0497:         0497:         0497:         0497:         0497:         0497:         0497:	0011 0009 0001 05B8 0 0	3 * These rd 4 * switche: 5 * 6 * In the d 7 * is writi 8 * When RAI 9 * failure 10 * other 6.3 11 * bits sei 12 * that bit 13 * auxilla: 14 * 15 * When the 16 * If the 17 * 18 * The test 19 * Apple k 0 * failure: 10 * other 6.3 10 * Apple k 10 * and set 12 * the mid 22 * either 10 23 * may be 24 * message 25 * must be 26 * 27 * 28 GUIDX 29 IOUIDX 30 MMUIDX 31 SCREEN 32 * 33 DIAGS 34 35 37 * Test Ze: 38 * encount: 40 * and \$CFI 41 * between 43 TSTZPG 44 49	butine s appl event is sapl detection to fail detection to fail detection to fail detection to fail to fail detection to fail event	s test all 12 icable to the of any failur screen memor s the message ted in the fi , followed by ". For exam nd 6 were det ory, a "*" sy or IOU fail, or DHIRES SW run continuo main depresse encountered. the screen w Apple keys a ted by pressi the screen. ed without th \$11 \$09 \$01 \$588 txtclr ioudsbl setan3 e, then all c Accumulator d, but no sta mapped to ma	<pre>8K ram. All combinations //c are tested and verif e, the diagnostic is halt y indicating the source of is composed of "RAM 2P" rst page of RAM or "RAM" a binary representation ple, "RAM 0 1 1 0 0 0 0 ected as failing. To reg mbol is printed preceedin the message is simply "M itch falls, the message i usly for as long as the 0 d (or no keyboard is con The message "System OK" hen a successful cycle ha re no longer depressed. To exit diagnostics, Cor e Apple keys depressed. ;text mode off ;Disable IOU ;Double hires off f memory. Report errors can be anything on entry. ck. Addresses between \$% in \$D000 bank. Addresses e mapped to main \$D000 ba ;fill zero page with a ;after all bytes filled</pre>	<pre>s of soft ied. </pre>
				ם ס ס ס ס	049F:95 00 04A1:E8	D49B	47 48	sta inx	\$00,x	;after all bytes filled ; ACC has original valu ;so values can be teste	ue again.
				ם ס ס ס ס ס ס ס ס ס ס ס ס ס ס ס ס ס ס ס	04AA:D0 10 04AC:E8 04AD:D0 F5 04AF:6A 04B0:2C 19 C0 04B3:10 02 04B5:49 A5	D4A4	53 54 55 56 57 58 59	bne inx bne ror bit bpl eor	zp2 a rdvblbar zp3 #\$A5	;branch if memory faile ;loop until all 256 byt ;change ACC so location ; use RDVBL for a litt	tes tested h \$FF will change le randomness
				D	04B7:88		60 zp3	dey		;use a different patter	n now

32 BANGER	Apple //c ui	agnost	1 <b>CS</b>	20-OCT-86 06:41 PAGE 129	33 MOUSEIN7.X	Apple //c Diagnos	tics	20-OCT-86 06:41 PAGE 130
D4B8:10 E1 D49B D4BA:30 06 D4C2	61 62	bpl bmi	zp1 TSTMEM2	;branch to retest with other value ;branch always	D510: 00F0 D600: D600: D600:	4 * Initmouse -		
D4BC:55 00 D4BE:18 D4BF:4C 73 C4	64 ZPERROR 65 66	eor clc jmp	\$00,x BADBITS	;which bits are bad? ;indicate zero page failure	D600: D600:	6 * note that i	ou access fires	pdlstrb & makes mouse happy
D4C2:4C C6 C3	67 TSTMEM2	JMP	TSTMEM	;Off to the rest of it	D600:9C 7F 07 D603:A2 80 D605:A0 01	9 i.nitmouse st 10 ldz 11 ldy	#\$80	;Clear status
D4C5: D4C5 D4C5:20 9D C7	69 zznm 70	equ jsr	* swzząt2	;Get out of the hooks	D607:9E 7D 04 D60A:9E 7D 05 D60D:A9 FF	12 xrloop sta 13 sta 14 lda	minxh,x #\$FF	;Minimum = \$0000 ;Maximum = \$03FF
D4C8:68 D4C9:7A D4CA:68	71 72 73 74	pla ply pla lda	#SFF	;Get junk off of stack	D60F:9D 7D 06 D612:A9 03 D614:9D 7D 07 D617:A2 00	15 sta 16 lda 17 sta 18 ldb	#03 maxxh,x	
D4CB:A9 FF D4CD:AA D4CE:E8 D4CF:5D DA D4	74 75 76 zzloop 77	tax inx eor	gtbl,x		D617:A2 00 D619:88 D61A:10 EB D607 D61C:20 51 D6	19 dey 20 bpl 21 jsr	xrloop	;Clear the mouse holes
D4D2:9D 00 02 D4D5:10 F7 D4CE D4D7:4C 84 C7	78 79 80	sta bpl jmp	inbuf,x zzloop swrts2		D61F:A9 00 D621:	22 Ída 24 ***********	*****	;Fall into SETMOU
D4DA:AD 3B 0A 0B D4E2:00 05 08 0C D4EA:1C 07 0C 45	82 qtbl 83 84	dfb dfb dfb	\$00,\$05,\$08,	\$08,\$48,\$77,\$32,\$05 \$0C,\$1E,\$53,\$65,\$37 \$45,\$62,\$27,\$00,\$17	D621: D621: D621:AA	25 * XSETMOU - S 26 ************************************	******	de to A
D4F2:1C 07 07 05 D4F2:1C 07 07 05 D4FA:0E 45 61 32 D502:53 6A 2B 0C	85 86 87	dfb dfb dfb	\$1C,\$07,\$07, \$0E,\$45,\$61,5	\$05,\$4B,\$6D,\$24,\$02 \$05,\$4B,\$6D,\$24,\$02 \$32,\$18,\$02,\$07,\$1D \$0C,\$08,\$16,\$53,\$68	D622:20 46 C7 D625:8A D626:8D 78 04	29 jsr 30 txa 31 sta	moveirq	;Make sure interrupt vector is right ;Only x preserved by moveirq
D50A:3D 06 07 1B D510:	88 74	dfb incl	\$3D,\$06,\$07, ude mousein7.x	51B, \$01, \$E3	D629:4A D62A:0D 78 04 D62D:C9 10	32 lsr 33 ora 34 cmg	moutemp #\$10	;D0 = 1 if mouse active ;D2 = 1 if vbl active ;If >=\$10 then invalid mode
					D62F:B0 1F D650 D631:29 05 D633:F0 01 D636 D635:58	35         bcs           36         and           37         bec           38         cli	#5 xsoff	;Extract VBL & Mouse ;Turning it off? ;If not, ints active
					D638:	39 xsoff add	#\$55	;Make iou byte C=0
					D638: D638: D638:	42 * 43 * SETIOU - Se 44 * Inputs: A	= Bits to change	
					D638: D638: D638: D638:			
					D638: D638: D638:	49 * D3 = Enabl 50 * D2 = Disab		
					D638: D638: D638:	53 *	le mouse int	
					D638:08 D639:78 D63A:8E FF 07	56 setiou php 57 sei 58 stx		;Don't allow ints while iou enabled
					D63D:8D 79 C0	59 sta		;Enable iou access

33 MOUSEIN7.X	Apple //c Dia	agnostics	3	20-0CT-86	06:41 PAGE 1	131	1	33 MOUSEIN	7.X	Appl	e //c Diag	nosti	CS	20-OCT-86	06:41 PAGE 132
D640:A2 08 D642:CA D643:OA	60 61 siloop 62	ldx #8 dex asl A		et a bit to				D69C:0D 7F D69F:29 E0 D6A1:80 F4		118 119 120		ora and bra	moustat #\$E0 xrbut2	;Button bit:	3
D644:90 03 D649 D646:9D 58 C0 D649:D0 F7 D642 D64B:8D 78 C0 D64E:28 D64F:18	63 64 65 sinoch 66 67 68	sta iou bne sil sta iou plp clc	u,x ;Seloop ;A	lo change if let it ny bits lef 'urn off iou	t in A?			D6A3: D6A3: D6A3: D6A3: D6A3:		123 124 125	* XMCLAMP * Inputs * minl.	- Sto A = 1 minh	for Y, 0 for max1, maxh	X axis	
D650:60 D651: D651: D651:	72 * XMHOME-	- Clears mo	ouse position	& status				D6A3:6A D6A4:6A D6A5:29 80 D6A7:AA D6A8:AD 78		128 129 130 131 132	x.mclamp	ror ror and tax lda	A A #\$80 minl	;1 -> 80	
D651:A2 80 D653:80 02 D657 D655:A2 00 D657:BD 7D 04 D65A:90 7F 04	75 x.mhome 76 77 xmhloop 78 xmh2 79	sta mou	h2 nxl,x uxl,x	Point mouse	to upper le	ft		D6AB:9D 7D D6AE:AD 7B D6AE:AD 78 D6B1:9D 7D D6B4:AD F8 D6B7:9D 7D D6BA:AD F8	04 05 05 04 06	133 134 135 136 137 138		sta lda sta lda sta lda	minxl,x minh minxh,x maxl maxxl,x maxh		
D65D:BD 7D 05 D660:9D 7F 05 D663:CA D664:10 EF D655 D666:80 0C D674	80, 81 82 83 84	sta mou dex bpl xmh	nxh,x uxh,x hloop cdone					D6BD:9D 7D D6C0:18 D6C1:60		139 140 141	*******	sta clc rts	maxxh,x	;No error	*****
D668: D668: D668:	87 * XMCLEAR	R - Sets th	**************************************	0				D6C2: D6C2: D6C2:		144 145 146	* XMISTIN * Used fo	T - Ch r user	necks mouse st mouse intern	atus bits	
D668:9C 7F 04 D66B:9C 7F 05 D66E:9C FF 04 D671:9C FF 05 D674:9C 7F 06 D677:18 D678:60	90 x.mclear 91 92 93 94 xmcdone 95 96	stz mou stz mou stz mou	uxh uyl					D6C2:48 D6C3:18 D6C4:A9 0E D6C6:2D 7F D6C9:D0 01 D6CB:38 D6CC:68	07	149 150 151 152 153 154	x.mtstint nostat2	clc lda and bne sec pla	<b>#\$0E</b> moustat nostat2		
D679: D679: D679:	99 * XMREAD	- Updates	the screen ho	oles				D6CD:60 D6CE: D700: D700:	0032 0100	155 157 75 1		rts ds inclu ds	\$D700-*,\$00 ude s.execute \$D800-*,\$00		
D695:09 40 D697:8D 7F 07 D69A:18 D69B:60	102 x.mread 103 104 105 106 107 108 109 110 111 xrbut 112 113 114 xrbut2 115 116 117 xmrd2	trb mou and mou trb mou bit mou bmi xmr bit mou bmi xrh ora #\$%	ustat ;C warm ;C warm ;C wumde ;I rd2 but ;B but 80 wustat ;P but2 40 wustat	Clear arm bi If D7 = 1 le Button press Pressed last	bit in stat t eave buttons sed?	; alone									

34 S.EXECUTE	slinky executi	on ro	outines	20-OCT-86 06:41 PAGE 133	34 S.EXECUTE	slinky exec	cution r	outines	20-OCT-86 06:41 PAGE 134
D800:	•			*****	D853:	61 *			ock for call 0
D800:				routines must begin in the same pag		62 *		000000	****
D800:	5 ********				D853:	63 *****	*******	***********	*****
D800:	7 *********	*****		*****	D853:A5 47	65 pstat0	lda	pstat	;must be call 0
D800:	· · · · · · · · · · · · · · · · · · ·		s command in c		D855:D0 17 D86		bne	stbad	; branch if bad
D800:	9 *		uts: a = comma		D857:8D F8 05	67	sta	yval	; set bytes read count
D800:				*****	D85A:A0 08	68	ldy	#8	, set bytes read tount
					D85C:8C 78 05	69	sty	xval	
D800:85 42	12 execute	sta	cmmand		D85F:88	70	dey		
D802:A0 C4	13	ldy	#4+\$C0		D860:91 45	71 st0lp	sta	(pbuff),y	; save out the 0s
D804:8C F8 07	14	sty	sl.mslot		D862:88	72	dey		
D807:A2 C8	15	ldx	#4*\$10+\$88		D863:D0 FB D86		bne	st0lp	
D809:8E 78 07		stx	sl.devno	;save command and hardware index	D865:A9 01	74	lda	#1	
D80C:A9 00		lda	<b>#</b> 0	;clear error flag	D867:91 45	75	sta	(pbuff),y	
D80E:8D F8 04		sta	error	1	D869:60	76	rts		
D811:20 D3 D9	19	jsr	sl.format	; do we need to format?	2017	70			
D814:A4 42	20	ldy	cmmand	;get command ;check parameter count	D86A:				********
D816:B9 80 C6 D819:30 04 D81F		lda bmi	parmtbl,y exec2	; if negative, no parm check	D8 6A: D8 6A:	79 * PCNTI 80 *			inclonented for both devices
D819:30 04 D81F D81B:C5 43		Cmp	pparm	, II negacive, no para check	D86A:		Cd11	U (Iesel) 15	implemented for both devices
D81D:D0 15 D834		bne	pzcnt		DOOR.	01			
D81F:A9 D8	25 exec2	lda	<pre>status</pre>	;all entry points on same page	D86A:A5 47	83 pcntl	lda	pstat	;call 0?
D821:80 01 D824		bra	exec3	skip around the basic patch	D86C:F0 05 D87		beg	pontok	/0111 01
					D86E:A9 21	85 stbad	lda	#badct1	; cops! bad status/control number
D823: 0001	28	ds	\$d824-*,\$00	;break handler will correct for th	D870:8D F8 04	86	sta	error	
					D873:60	87 pcntok	rts		
D824:48		pha							
D825:B9 9A C6	31	lda	cmdtbl,y		D874:	••			******
D828:48	32	pha	-1 1-+		D874:			atus call for	
D829:AC F8 07	33 34	ldy ldx	sl.mslot sl.devno		D874:	91 *		11 0,3 support	ea
D82C:AE 78 07 D82F:60	35	rts	SI.devno		D874:	92			
0021.00	55	105			D874:A9 04	94 sl.psta	tus Ida	#4	; number bytes for call 0
D830:A9 01	37 pzcmd	lda	#badcmd	; invalid command	D876:A6 47	95	ldx	pstat	,
D832:D0 02 D836	38	bne	pzcnt2		D878:F0 06 D880	96	beg	pst0	
D834:A9 04	39 pzcnt	lda	#badpcnt		D87A:E0 03	97	срх	13	;is it #3?
D836:8D F8 04	40 pzcnt2	sta	error		D87C:D0 F0 D861	E 98	bne	stbad	;branch if bad call
D839:60	41 iorts	rts			D87E:A9 19	99	lda	#25	;# bytes for call 3
					D880:8D 78 05	100 pst0	sta	xval	
D83A:4C 80 C5	43 pread2.z	jmp	sl.pread	;entry point in this page	D883:A2 00	101	ldx	<b>#</b> 0	
D83D:4C F7 C5	44 pwrite2	jmp	sl.pwrite dosconv	;entry point in this page	D885:8E F8 05 D888:A8	102 103	stx	yval	
D840:4C 4F D9	45 dosconv2 46 xdiag	jmp jmp	xdiagz	;entry point in this page ;entry point in this page	D889:88	103	tay		
D843:4C 30 DB	40 Auray	յաք	Autaya	, enery point in this page	D88A:B9 67 C6	105 pstmov	dey 1da	stattbl,y	;move the status info
D846:	48 ********	*****	*********	*****	D88D:91 45	105 pseudov	sta	(pbuff),y	, move the status into
D846:			DOS status cal		D88F:88	107	dey	(pourr//)	
D846:				*****		A 108	bpl	pstmov	
					D892:AC F8 07	109	ldy	sl.mslot	;get the size
D846:B9 B8 03	52 xstatus	lda	numbanks, y	;size = # 64K banks / 2	D895:B9 B8 03	110	lda	numbanks, y	
D849:4A	53	lsr	A		D898:4A	111	lsr	A	
D84A:8D F8 05	54	sta	yval		D899:A0 02	112	ldy	#2	
D84D:A9 00	55	lda	#0		D89B:91 45	113	sta	(pbuff),y	
D84F:8D 78 05	56	sta	xval		D89D:60	114	rts		
D852:60	57	rts			DOGT	116 ******			*****
D052.	50 ********	*****	***********	*****	D89E:	116 *******			
D853: D853:			tus call for d		D8 9E : D8 9E :	118 * XWRIT			
0033.	VV I DIAIV	oca	cub carr rol u		0052.	TIO AWAII		C & DIOCK	

34 S.EXECUTE	slinky execu	tion ro	outines	20-OCT-86 06:41 PAGE 135	34 S.EXECUTE	slinky execut	ion ro	outines	20-OCT-86 06:41 PAGE 136
	10.000				D070.	174	*****		*****
D8 9E :	119 *				D8EF: D8EF:			est of the box	
D8 9E :	120 * ProDOS	read a	write are cha	inged into Protocol converter read block					= 1 if boot fails
D8 9E :	121 * and wr	ite blo	ock which are t	hen changed into read & write	D8EF:			patch if IN# i	
D8 9E :	122 *******	*****	**********	*****	D8EF:	177 * jumps t	0 005	patch II INT I	*****
					D8EF:	1/8			
D89E:2C 39 D8	124 xread	bit	iorts	;V = 1 for read			1.1	14.000	
D8A1:50	125	dfb	\$50	;BVC never taken	D8EF:A0 C4	180 boot.sl	ldy	#4+\$C0	
D8A2:B8	126 xwrite	clv		;V = 0 for write	D8F1:8C F8 07	181	sty	sl.mslot	
					D8F4:A2 C8	182	ldx	#4*\$10+\$88	
D8A3:A5 47	128 xrwcmn	lda	block+1	;move block & buffer pointer	D8F6:8E 78 07	183	stx	sl.devno	
D8A5:85 48	129	sta	pblock+1		D8F9:CD F8 07	184	cmp	sl.mslot	;is it a IN#
D8A7:A5 46	130	lda	block	; be careful not to step	D8FC:D0 09 D907		bne	btnodos	
D8A9:85 47	131	sta	pblock	on our own toes	D8FE:AD 00 BF	186	lda	proflag	;are we in DOS?
D8AB:A5 45	132	lda	buffer+1		D901:F0 04 D907		beq	btnodos	;0 = Pascal
D8AD:85 46	133	sta	pbuff+1		D903:C9 4C	188	cmp	#\$4C	; JMP = ProDOS
D8AF:A5 44	134	lda	buffer		D905:D0 20 D927	189	bne	dospatch	;go patch DOS
D8B1:85 45	135	sta	pbuff						
D8B3:A9 00 .	136	lda	#0		D907:9C 01 08	191 btnodos	stz	bootbuf+1	;assume fail
D8B5:85 49	137	sta	pblock+2		D90A:	192 ; lda powe	r2, y	if power up by	ytes not set, don't boot
D8B7:F0 05 D8BE		beg	xread2	;skip past other sev & clv	D90A:	193 ;eor #\$A5			
DOBI.IV UJ DOBE	150	Ded	AICUUL	, ship past state set t sit	D90A:	194 ; cmp powe	rup, y		
D8B9:	140 *******	*****	******	*****	D90A:B9 B8 06	195	lda	powerup, y	;get power up byte
D8B9:			tocol converter		D90D:C9 A5	196	CIND	#\$A5	;was it set?
D8B9:			tocol converter		D90F:D0 11 D922	197	bne	btfail	;skip if no
	142 - FWRDDR	++++++		****	D911:A0 03	198	ldy	#3	
D8B9:	143				D913:B9 23 D9	199 btmy	lda	btcmd, y	
D0D0.00 00 D0	145 ardblk	bit	iorts	:V = 1 for read	D916:99 44 00	200	sta	buffer, y	
D8B9:2C 39 D8	145 prdblk	dfb	\$50	BVC never taken	D919:88	201	dey	•	
D8BC:50	146	clv	<b>2</b> 30	, byc never caken	D91A:10 F7 D913		bpl	btmv	
D8BD:B8	147 pwrblk	CIV			D91C:AC F8 07	203	ldy	sl.mslot	
	1 4 0	14-	ablack	;convert block into 512 bytes	D91F:20 9E D8	204	jsr	xread	;go read the block and return
D8BE:A5 47	149 xread2	lda	pblock	; convert block into 312 bytes	D922:60	205 btfail	rts		
D8C0:0A	150	asl	A		D722.00	200 Deluii			
D8C1:85 4A	151	sta	paddr+1		D923:00 08	207 btcmd	dw	\$800	
D8C3:A5 48	152	lda	pblock+1		D925:00 00	208	dw	0	;read in block 0 @ \$800
D8C5:2A	153	rol	A		<i>B723.00</i> 00	200		•	
D8C6:85 4B	154	sta	paddr+2	; if C=1 then bad address	D927:	210 ********	*****	***********	*****
D8C8:B0 1F D8E9		bcs	prbad2	; third byte must be 0	D927:			atches rwts to	
D8CA:A5 49	156	lda	pblock+2 prbad2	; child byte must be v	D927:	212 *******	*****	**********	*********
D8CC:D0 1B D8E9		bne		;low byte of address is 0	0,27.				
D8CE:85 49	158	sta	paddr	; count = \$200	D927:A9 4C	214 dospatch	lda	#\$4C	; JMP opcode
D8D0:85 47	159	sta	pcount #2	; counc = \$200	D929:8D 00 BD	215	sta	rwts	1
D8D2:A9 02	160	lda			D92C:A9 D1	216	lda	#>dosent4	
D8D4:85 48	161	sta	pcount+1	. Ein ann bit is address	D92E:8D 01 BD	217	sta	rwts+1	;make page 3 vector point to us
D8D6:AD 14 C0	162	lda	rdramwrt	;fix aux bit in address	D931:8C 02 BD	218	sty	rwts+2	Y = Cn
D8D9:70 03 D8DE		bvs	prdread		D934:A9 C3	219	lda	#>dossyn	patch out init command
D8DB:AD 13 C0	164	lda	rdramrd	. D2 1 / 6	D936:8D 1E 9D	220	sta	dosinit	/pacon out into communit
D8DE:29 80	165 prdread	and	#\$80	;D7 = 1 if aux	D939:A9 A6	221	lda	# <dossyn< td=""><td></td></dossyn<>	
D8E0:05 4B	166	ora	paddr+2		D939:89 A6	222	sta	dosinit+1	
D8E2:85 4B	167	sta	paddr+2			223	pla	doathichi	;pop off return address
D8E4:70 06 D8EC		bvs	prbad3	;go do read	D93E:68	223	pla		(pop off focult dualous
D8E6:4C F7 C5	169	jmp	sl.pwrite		D93F:68	224	brg		
D8E9:4C EE C5	170 prbad2	jmp	prbad		D040.03	226			
					D940:FA		plx	\$C000,x	restore laguage card
D8EC:4C 80 C5	172 prbad3	jmp	<pre>sl.pread</pre>		D941:FE 00 C0	227	inc	9000,X	restore real x
					D944:FA	228	plx		, lescore rear x
					D945:68	229	pla		
					D946:68	230	pla		

D949:A9 98 233 lda #\$98 ;return a control-X D94F: 239 * D94B:4C 84 C7 234 jmp swrts2 ;switch rom bank and return D94F: 240 *	lda (iobpl),y cmp ∦1 ;only 1 valid beq dc1 ;bad drive number prmd ;bad drive number
D94F:A0 02 243 do D951:B1 48 244 D953:C9 01 245 D955:F0 03 D95A 246 D957:4C 30 D8 247 do D95A:A0 04 248 dc D95C:B1 48 249	<pre>lda (iobpl),y cmp #1 ;only 1 valid beq dc1 perr jmp pzcmd ;bad drive number l ldy #ibtrk ;get track &amp; sector lda (iobpl),y ;addr = 00000TTT TTTSSSS 00000000 lsr A ror paddr+1</pre>
D957:66 4A 251 D961:4A 252 D962:66 4A 253 D964:4A 254 D965:85 4B 255 D967:A5 4A 256 D966:29 E0 258 D966:29 E0 258 D960:11 48 260 D976:85 4A 261 D971:81 48 263 D977:85 45 264 D977:85 45 264 D977:81 48 266 D977:81 48 266 D977:81 48 266 D977:81 48 266 D977:81 48 269 D976:20 02 271 D988:29 03 271 D988:70 01 D957 272 D986:09 11 273 D988:78 271 D988:78 271 D989:78 271 D9890:78 271 D9990:78 271	<pre>ror paddr+1 lsr A sta paddr+1 lsr A sta paddr+2 lda paddr+1 ror A and #\$E0 iny ora (iobpl),y ;or in sector sta paddr+1 ldy #ibbufp ;get pointer to user's buffer lda (iobpl),y sta pbuff iny lda (iobpl),y sta pbuff+1 ldy #ibcmd ;get command lda (iobpl),y beq dcrts ;0 = null = do nothing and #3 beq dcerr ;4 = format is an error ora #17 ;1 -&gt; 17, 2 -&gt; 19 tay ;Y = command ldx #0 stx pcount ;count = \$100 bytes stx paddr inx stx pcount+1 jmp exec2 include s.makecat</pre>

35 S.MAKECAT	slinky miscella	neous routines	20-OCT-86 06:41 PAGE 139	35 S.MAKECAT	slinky misce	llaneo	us routines	20-OCT-86 06:41 PAGE 140
35 S.MAKECAT D995: D995: D995: D995: D995: D995: D995: D995: D997:9D F8 BF D990:A9 10 D997:38 D940:E9 01 D942:9D FA BF D943:48 D942:9D FA BF D943:48 D942:5D F8 BF D944:5D F8 BF D984:5D F8 BF	2 ************************************	- determines ramdi = mslot X = devno	sk size nondestructively	D9E3:20 95 D9 D9E6:28 D9E7:F0 1F DA08 D9E9:AD 00 BF D9EC:F0 1B DA09 D9EE:C9 4C D9F0:D0 1D DA0F D9F2:A0 FF D9F4:20 39 DA D9F7:A9 01 D9F9:A0 20 D9F8:9D FB BF D9F6:09 FF DA00:88 DA01:D0 F8 D9F8 DA03:CE 78 04 DA06:D0 F1 D9F9 DA08:60 DA09: DA09 DA09: DA09	60 61 62 63 64 65 66 67 68 69 70 fmpmap1 71 fmpmap2 72 73 74 75 76 77 fmtdone 79 * Do a P: 80 fmpas 81	jsr plp beq lda beq cmp bne ldy jsr lda lda lda sta ora dey bne tdec bne rts ascal equ ldy	testsize fmtdone profilag fmpas #34C fmdos #procat makecat #01 #32 data, x #\$FF fmpmap2 sizetemp fmpmap1 catalog * #pascat	20-OCT-86 06:41 PAGE 140 ;What type of catalog? ;JMP if ProDOS ;Do a ProDOS catalog ;Put in all but bit map ;Blocks 0-6 busy ;32 FFs for each \$100 blocks ;Rest are FFs
D9BD:9D FB BF D9C0:BD FA BF D9C0:BD FA BF D9C3:29 OF D9C5:F0 04 D9CB D9C7:B0 D7 D9A0 D9C8:99 B8 03 D9CE:48 D9B D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D5: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D5: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D3: D9D5: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D9D6: D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	24 s 25 l. 26 a. 27 b. 28 b. 29 aa 30 tsnoram s 31 l. 32 s 33 r 35 ************************************	ta data,x da addrh,x nd #\$0F eq tsnoram cs tsloop dc #1 ta numbanks,y sr A ta sizetemp ts for making a direct ts ts ts ts ts ts ts ts ts ts ts ts ts	and puts catalog on the disk if needed powerup = A5 ;get power up value ;is it = to the slinky power up byte? ;skip if yes ;it's not, but it's set now	DA0B:20 39 DA DA0E:60 DA0F: DA0F: DA0F DA0F:A0 2C DA11:20 39 DA DA14:A9 44 DA16:09 F8 BF DA19:AD 78 04 DA1C:A0 72 DA1E:C9 04 DA20:90 02 DA24 DA22:A0 BA DA24:BD F8 BF DA27:C9 7C DA29:D0 05 DA30 DA2B:A9 7E DA20:90 F8 BF DA30:A9 FF DA30:A9 FF DA30:S8 BF	82 83 85 * Do a D 86 fmdos 87 88 89 90 91 92 93 94 95 96 fmdbmap 97 98 99 100 101 fmdok 102 103 104 105	jsr rts	makecat	<pre>;Point to track 3 bitmap ;Addrl = 0 from makecat ;Check if at least 512K ;Assume 256K ;At least \$400 blocks ;Make 400K volume ;Don't free catalog ;Track \$11? ;Skip first 16 sectors ;7C -&gt; 7E so no false carry</pre>
D9E0: D9E0: D9E0:C9 05 D9E2: D9E2 D9E2:08	56 * the scree 57 c 58 fmnosp e	ereen holes spaces en wrong so we won mp #\$05 equ * hp	, someone might have cleared 't reformat ;Space eor \$A5? ;Z = 1 if all spaces					

35 S.MAKECAT	slinky misce	llaneo	us routines	20-OCT-86 06:41 PAGE 141	35 S.MAKECAT		slinky miscel	llaneou	s routines	20-OCT-86 06:41 PAGE 142	2
DA39:	107 *******	*****	******	*****	DAA7:		163 *******	******	******	******	
DA39:	108 * MAKECA	r - Cre	eates a catalog		DAA7:		164 * The cat	talog t	ables		
DA39:	109 * Input:	s: X =	index into cat	alog tables	DAA7:					talog info compacted	
DA39:	110 *				DAA7:					obably doesn't save	
DA39:	111 *******	*****	* * * * * * * * * * * * * * * *	****	DAA7:		167 * me anyt		• •1•••• •• •		
DA39: DA39	112 makecat	equ	*		DAA7:		168 * For eac		•		
DA39:A9 00	113	lda	#0	;First bank is 0	DAA7:				te is the bank	t 0 = done	
DA3B:9D F8 BF	114	sta	addrl.x	Start at 0	DAA7:			n = ski		<b>1.</b> 0 - uone	
DA3E:9D F9 BF	115	sta	addrm, x	, start at t	DAA7:					with 0s and get new address	
DA41:9D FA BF	116	sta	addrh, x		DAA7:				11 done	with vs and yet new address	,
DA44:9D FB BF	117 mcboot	sta	data, x	;Zero out first 8 blocks	DAA7:				SFE Os		
DA47:BD F9 BF	118	lda	addrm.x	:Loop until \$400	DAA7:				place with asc	ii slot #	
DA4A:29 F0	119	and	#\$F0	A = 0 if < \$1000	DAA7:				place with < b		
DA4C:F0 F6 DA44		beg	mcboot	;Leaves us pointing at \$1000 (block 8)	DAA7:			1g - 1e	place with t b	******	
DA4E:A9 04	121	lda	#4	;Point to \$400 (block 2)		0337	177 cattbl		*		
DA50:9D F9 BF	122	sta	addrm,x	, TOTHE CO \$400 (DIOCK 2)	DAAT.	UANI	In callor	equ			
DA53:C8	123 mcbyte	iny	add1m7A		DAA7:	PPPP	179 procat	0.011	*-cattbl-1		
DA54:B9 A7 DA	124	lda	cattbl, y	;Get next byte from the table	DAA7:00 00		180	equ dw	0	Droweing pointer	
DA57:C9 FD	125	Cmp	izers	;Zeros flag?	DAA9:03 00		181		3	Prevoius pointer	
DA59:F0 1C DA77		beg	mc0	, seros rrag:	DAAB:F4		182	dw dfb	5 \$F4	;Next block	
DA5B:C9 FE	127	cmp	#skpfe	;\$FE zeros?	DAAC:52 41 4D		182		'RAM'	;Storage type	
	128	beq	mcfe	, VIE ZELOS:	DAAC:52 41 4D		183	asc			
DASF:C9 FC	129	cmp	#sizeflg	;Block size?			184	dfb dfb	nameflg		
DA61:D0 05 DA68		bne	mcntsz	, BIOCK SIZE:	DAB0:FD 19				zers, \$19		
DA63:AD 78 04	130	lda	sizetemp	;Get <# blocks	DAB2:C3 27 0D		186 187	dfb	\$C3,\$27,\$OD 0		
DA66:D0 09 DA71		bne	mcntnm	Better not be 0	DAB5:00 00			dw	-	. Piter a sister a	
DA68:C9 AA	132 133 mcntsz	cmp	#nameflg	;Slot # for name?	DAB7:06 00		188	dw	6	;Bitmap pointer	
DA6A:D0 05 DA71		bne	mcntnm	;SIOC # IOF name:	DAB9:00 FC		189	dfb	0,sizeflg	;Number of blocks	
DA6C:AD F8 07	135	lda	sl.mslot	Cat fCa	DABB:FD D7		190	dfb	zers, \$D7		
DA6F:49 F0	136	eor	#SFO	;Get \$Cn ;\$Cn -> \$3n	DABD:FE		191	dfb	skpfe	- D1	
DA71:9D FB BF	137 mcntnm	sta	data, x		DABE:02 00		192	dw	2 4	;Block 3 \$600	
DA74:4C 53 DA	138		mcbyte	Stick byte in catalog	DAC0:04 00		193	dw			
DA77:C8	139 mc0	jmp iny	mcbyce	;Go to next byte	DAC2:FE FE		194	dfb	skpfe, skpfe	- D) 1 4000	
DA78:B9 A7 DA	140	lda	cattbl, y	;Get # zeros	DAC4:03 00		195 196	dw	3 5	;Block 4 \$800	
DA78:F0 11 DA8E		beg	mcadd	;If 0, it's an address	DAC6:05 00		196	dw			
DA7D:48	141 142 mcfe	pha	Incaud	;Save count	DAC8:FE FE		197	dfb	skpfe, skpfe	- Dl	
DA7E:A9 00	142 more	lda	#0	, save counc	DACA:04 00		198	dw	4	;Block 5 \$A00	
DA80:9D FB BF	145	sta	data, x		DACC:00 FE			dfb	0,skpfe	;Get into second page	
DA83:68	145	pla	uaca, A		DACE:FD 00		200	dw	zers,0,0	;All done left at block 6	
DA84:38	145	sec			DAD4: (	002C	202 doscat	eau	*-cattbl-1		
DA85:E9 01	147	sbc	#1		DAD4:FD 00 20		202 doscat 203	dfb		2 ;Trk \$11 Sec 0 = \$022000	
	148	bne	mcfe		DAD8:02	UZ.	203	dfb	2	:Sec 0 = VTOC	
	149	bea	mcbyte	;Always taken	DAD9:11 OF		205	dfb	\$11,\$0F	Pointer to catalog	
DA8B:9D FB BF	150 mcadd2	sta	data, x	Store a 0	DADB:04		205	dfb	\$4	;Dos release	
DASE:DD F8 BF	151 mcadd	cmp	addrl,x	;Finish off current page	DADC:00 00		200	dfb	0,0	Unused	
DA91:DO F8 DA8B		bne	mcadd2	, rinish off cuffenc page	DADE:FB		208	dfb	\$FB	;Volume number	
DA93:C8	153	iny	maddaz		DADE:FD 20		209	dfb	zers, \$20	, volume number	
DA94:B9 A7 DA	154	lda	cattbl, y	;Get new address	DAE1:7A		210	dfb	\$7A	·mc pairs is mc list	
DA97:FO OD DAA6		beg	mcdone	; If 0, all done			210	dfb		;TS pairs in TS list	
DA99:9D F9 BF	156	sta	addrm, x	, II V, all done	DAE2:FD 08 DAE4:FF FF FF	PP	211		zers,8		
DA9C:C8	157	iny	audim, A		DAL4:FF FF FF		212	dfb dfb	\$32	FF ;Allocation mask ;# Tracks	
DA9D:B9 A7 DA	158	lda	cattbl, y		DAE9:20		213	dfb	\$32 \$20		
DAA0:9D FA BF	159	sta	addrh, x		DAEA:00 01		214			; # Sectors	
DAA3:4C 53 DA	160	jmp	mcbyte		DAEC:FD CB		215	dw dfb	\$100 zers,\$CB	;# Bytes per sector	
DAA6:60	161 mcdone	rts	maryce				216			Sector 1 all Ac	
	IVI MODORE	113			DAEE:FE		217	dfb	skpfe	;Sector 1 all 0s	
					DAEF:11 01 FE			dfb		;Next cat sector pointer	
					DAF2:11 02 FE DAF5:11 03 FE		219 220	dfb dfb	\$11,\$02,skpfe		
					DAL2:11 03 LF		220	arp	\$11,\$03,skpfe		

	35 S.MAKECAT	slinky misce	llaneou	s routines	20-0CT-86	06:41	PAGE	143	36 S.DIA	GO.SRC	sli	nky misce	llaneou	is routines
5	D100-11 04 DD	0.01	10	611 604 shefe					DB30:		2	*******	******	******
	DAF8:11 04 FE	221	dfb	\$11,\$04,skpfe					DB30:		-			s the slinky
	DAFB:11 05 FE	222	dfb	\$11,\$05,skpfe					DB30:		3			
	DAFE:11 06 FE	223	dfb	\$11,\$06,skpfe							4			ting at \$2000
	DB01:11 07 FE	224	dfb	\$11,\$07,skpfe					DB30:	0000	-			
	DB04:11 08 FE	225	dfb	\$11,\$08,skpfe					DB30:	DB30	0	xdiagz	equ	
	DB07:11 09 FE	226	dfb	\$11,\$09,skpfe					DB30:A2		. !		ldx	#0
	DBOA:11 OA FE	227	dfb	\$11,\$0A,skpfe					DB32:BD			xdloop	lda	diagcode, x
	DBOD:11 OB FE	228	dfb	\$11,\$0B,skpfe					DB35:9D		9		sta	diagdest, x
	DB10:11 OC FE	229	dfb	\$11,\$0C,skpfe					DB38:BD (		10		lda	diagcode+\$10
	DB13:11 OD FE	230	dfb	\$11,\$0D,skpfe					DB3B:9D (		11		sta	diagdest+\$10
	DB16:11 OE FE	231	dfb	\$11,\$0E,skpfe					DB3E:BD (		12		lda	diagcode+\$20
	DB19:FD 00 20 02	232	dfb	zers, 0, \$20, \$02	2 ;Leave poin	ting a	t VTOC		DB41:9D (	0 22	13		sta	diagdest+\$20
	DB1D:FD 00 00	233	dfb	zers,0,0	;All done				DB44:BD (	00 DF	14		lda	diagcode+\$30
									DB47:9D	0 23	15		sta	diagdest+\$30
	DB20: 0078	235 pascat	equ	*-cattbl-1					DB4A:E8		16		inx	
	DB20:00 00	236	dfb	0,0					DB4B:D0 I	5 DB32	17		bne	xdloop
	DB22:06	237	dfb	6					DB4D:AE	8 07	18		ldx	sl.devno
	DB23:FD 03	238	dfb	zers,3					DB50:A9 1	F	19		lda	# <diagstart< td=""></diagstart<>
	DB25:04	239	dfb	4					DB52:48		20		pha	
	DB26:52 41 4D	240	asc	'RAM'					DB53:A9 H	Ŧ	21		lda	#>diagstart
	DB29:AA	241	dfb	nameflg					DB55:48		22		pha	-
	DB2A:FD 04	242	dfb	zers,4										
	DB2C:FC	243	dfb	sizeflg					DB56:		24	******	* * * * * * *	*******
	DB2D:FD 00 00	244	dfb	zers,0,0					DB56:		25	* switch	the ma	in rom back i
	DB30:	77		de s.diag0.src					DB56:		26	*******	******	**********
		•••	2.1010	as stardy .ore					1					

50 0.01100.010	
DB30:	2 **********
DB30:	3 * XDIAGZ - Moves the slinky diagnostic code from \$DC00 - \$DFFF to
DB30:	4 * main ram starting at \$2000 and jumps to \$2000
DB30:	5 ********
DB30: DB30	6 xdiagz egu *
DB30:A2 00	7 ldx #0
DB32:BD 00 DC	8 xdloop lda diagcode, x ; move the code
DB35:9D 00.20	9 sta diagdest,x
DB38:BD 00 DD	10 lda diagcode+\$100.x
DB3B:9D 00 21	11 sta diagdest+\$100.x
DB3E:BD 00 DE	12 lda diagcode+\$200,x
DB41:9D 00 22	13 sta diagdest+\$200,x
DB44:BD 00 DF	14 lda diagcode+\$300,x
DB47:9D 00 23	15 sta diagdest+\$300,x
DB4A:E8	16 inx
DB4B:D0 E5 DB32	17 bne xdloop
DB4D:AE 78 07	18 ldx sl.devno ;get device number
DB50:A9 1F	19 Ida # <diagstart ;put="" address="" on="" stack<="" start="" td=""></diagstart>
DB52:48	20 pha
DB53:A9 FF	21 Ida #>diagstart
DB55:48	22 pha
DB56:	24 **********
DB56:	25 * switch the main rom back in and go to the diagnostics via return
DB56:	26 ************************************
DB56:4C 84 C7	28 jmp swrts2.
DB59: 00A7	30 ds \$DC00-*.\$00
DC00:	78 include vectors2
DC00:	2 *************
DC00:	3 * VECTORS
DC00:	4 ******
DC00: 23FA	5 ds \$FFFA-*,\$00
FFFA:88 C7	6 dw swreset2 ;NMI
FFFC:88 C7	7 dw swreset2 ;RESET
FFFE:8E C7	8 dw swirq2 ;INT

20-OCT-86 06:41 PAGE 144

37 SYMBOL TABLE	SORTED BY SYMBOL.	20-OC	T-86 06:41 PAGE 145	37 SYMBOL TABLE	SORTED BY SYMBOL	20	D-OCT-86 06:41 PAGE 146
3D A1H	3C A1L	FE78 A1PCLP	FE7F AlPCRTS	C24F COMMPORT	C24C COMOUT	C200 COMSLOT	CF8C COMTBL
FE75 A1PC	3F A2H		41 A3H	C348 COPYROM2	C338 COPYROM	FDED COUT	FDF0 COUT1
40 A3L	43 A4H	42 A4L	45 A5H	FDF6 COUTZ	?FD8B CROUT1	FC62 CR	FEF6 CRMON
44 A5L	45 ACC	C1B3 ACDONE	04FC ACIABUF	FD8E CROUT	FC85 CRRTS	37 CSWH	36 CSWL
C24E ACIADONE	C1B4 ACIAINT	C1BA ACIAINT2	C1C2 ACIATST	CD2A CTLADR	CD54 CTLCHAR0	CD58 CTLCHAR	CD6F CTLDONE
FD84 ADDINP	FDD1 ADD	BFFA ADDRH	BFF8 ADDRL	FCA4 CTLDO	CD80 CTLGO1	CD71 CTLGO	14 CTLNUM
BFF9 ADDRM	FBF8 ADV2	?FBF4 ADVANCE	C24C AIAUX	CD91 CTLOFF	CD95 CTLON	CD15 CTLTAB	07FB CURSOR
C24D AIEAT	C208 AIEATIT	C200 AINOFLSH	C20A AIPASS	C12B CVBUT	C124 CVMOVED	C118 CVNOVBL	25 CV
C1DC AIPORT2	C1D6 AITST2	CO1E ALTCHARSET	C91D AMOD1	FDB6 DATAOUT	BFFB DATA	D95A DC1	D957 DCERR.
C93A AMOD2	C93C AMOD3	C93B AMOD4	C94A AMOD5	D94E DCRTS C2DF DEFCOM	FBBC DCX C2C7 DEFFF	FEE2 DECCH C2EA DEFIDX	C2B6 DEFAULT D247 DEFIDX2
C94F AMOD6	CA29 AMOD7		203F5 AMPERV C580 ATALK	C2BC DEFLOOP	C6D9 DENIB1	C6D7 DENIBL	C22B DEVNO
C5BB APPLE2C	FB60 APPLEII D08F BACKTO1	0438 ASTAT C473 BADBITS	2D BADBLK	C142 DEVNO2	DC00 DIAGCODE	2000 DIAGDEST	D48E DIAGS
2FABA AUTOSCAN 01 BADCMD	21 BADCTL	C473 BADBIIS	04 BADPCNT	1FFF DIAGSTART	FF8A DIG		DOC7 DISABLE
C4B0 BADPRIM	C6A2 BADRD1	C6D3 BADREAD	C4CA BADSWTCH	2C983 DISLIN	0356 DNIBL	DOAD DIGLOOP CBC2 DOCLR	FBB4 DOCOUT1
11 BADUNIT	C7C1 BANGER	2B BAS2E	2A BAS2L	FB54 DOCTL	C9D8 DOINST	C46E DOIT4	C9F4 DOLIN
FBC1 BASCALC	FBD0 BASCLC2	FEB3 BASCONT	29 BASH	C471 DONE4	C186 DONE	FD20 DONXTCUR	FECE DOPRO
E003 BASIC2	C317 BASICINIT	E000 BASIC	C324 BASICENT	C462 DOS24	002C DOSCAT	D840 DOSCONV2	D94F DOSCONV
D400 BASICIN	28 BASL	C47D BBITS1	C4BB BBITS2	C4D1 DOSENT4	80 DOSERR	9D1E DOSINIT	C4E9 DOSOK4
FD71 BCKSPC	FA85 BEEPSKIP	?FBDD BELL1	FBE4 BELL2	D927 DOSPATCH	C4E0 DOSSLT4	A6C3 DOSSYN	C566 DQUIT
FF3A BELL	C53F BIGLOOP	0215 BINH	0214 BINL	2C60B DRV2ENT	D469 DV10LOOP	D470 DV10LT	DOC5 ENABLE
C329 BINPUT	FE00 BL1	FE04 BLANK	FCD0 BLAST	C454 ENT4	C111 ENTR1	C219 ENTR	C44E ENTRY4
46 BLOCK	?C543 BLP2	C547 BLP3	C556 BLP4	C9C9 ERR2	?C9CB ERR3	04F8 ERROR	F8A1 ERR
D8EF BOOT.SL	C40E BOOT4	? 00 BOOTBLK	0800 BOOTBUF	9B ESC	CCD7 ESC0	PCCE3 ESC1	CCE5 ESC2 0013 ESCNUM
4F BOOTDEV	C5F5 BOOTFAIL	? 02 BOOTJMP	3C BOOTTMP	CCC0 ESC3 CCED ESCRDKEY	CDOC ESCCHAR CCF8 ESCTAB	0638 ESCHAR D81F EXEC2	D824 EXEC3
C326 BPRINT	CAF1 BRANCH	?FA4C BREAK	03F0 BRKV	D800 EXECUTE	C275 EXITI	C273 EXITX	C63D EXTENT1
C4CE BSWTCH1	C4D8 BSWTCH2	C4E4 BSWTCH2A D922 BTFAIL	C4E7 BSWTCH3 D913 BTMV	2C65C EXTENT	0538 EXTINT	05F9 EXTINT2	F800 F80RG
PC10 BS D907 BTNODOS	D923 BTCMD C439 BTOK4.1	C448 BTOK4.3	C428 BTOK4	FBB3 F8VERSION	C140 FIXCH	C80E FIXLC	?FA9B FIXSEV
C43D BTOK4.2	44 BUFFER	04 BUTMODE	CO61 BUTNO	D077 FLAGIT	06B8 FLAGS	2DIEE FLUSH	DA24 FMDBMAP
C062 BUTN1	C38A C03		2C300 C3ENTRY	DA30 FMDOK	DAOF FMDOS	2D9E2 FMNOSP	DA09 FMPAS
C305 C3KEYIN	FD62 CANCEL	DAA7 CATTBL	DODE CDONE	D9F9 FMPMAP1	D9FB FMPMAP2	F962 FMT1	F9A6 FMT2
D148 CDONE2	?CD7D CGO	F9BA CHAR1	F9B4 CHAR2	DA08 FMTDONE	CD67 FNDCTL	2E FORMAT	2C648 FUGIT
05FE CHARBUF	C234 CHARPTR	C136 CHKMOU	24 CH	F847 GBASCALC	27 GBASH	26 GBASL	C8C9 GBBRK
OD CHARCR	CDCD CHK80	FBD9 CHKBELL	CB4E CHKRT	F856 GBCALC	C321 GBDONE	C8C1 GBNOC	C30D GBNOOVR
C130 CHOK	FF7A CHRSRCH	FFCC CHRTBL	DOA5 CKDIG	C8C7 GBNOTROM	C346 GDEAT	C334 GDNOLF	C340 GDNXON
FC9E CLEOLZ	FC46 CLEOP1	C504 CLICK	CBEE CLR0	C348 GDOK	C393 GETALT1	C398 GETALT2	C37C GETALT
CBFC CLR1	CBF1 CLR2	CC02 CLR3	CBC7 CLR40	C2F7 GETBUF	C2FD GETBUF2	C3A6 GETCOUT CC9D GETCUR	CCA7 GETCUR1 CCBF GETCURX
C000 CLR80COL	COOC CLR80VID	CBDA CLR80	COOE CLRALTCHAR	CCAD GETCUR2 C322 GETDATA	CCB7 GETCUR3 F8A5 GETFMT	C9E7 GETI1	FC80 GETINDX
2C058 CLRANO	2C05A CLRAN1	COSC CLRAN2 FC9C CLREOL	COSE CLRAN3 FC5D CLREOP1	C986 GETINST1	C816 GETLC	?FD6F GETLN1	?FD6A GETLN
FEE9 CLRCH FC44 CLREOP2	C2A5 CLRCOL FC42 CLREOP	CBCF CLRHALF	CD9B CLRIT	FD67 GETLNZ	FFA7 GETNUM	C98F GETOP	C2B2 GETSTAT2
CC99 CLRKBD	CFC3 CLRKBD2	FCA0 CLRLIN	CC04 CLRPORT	C2AC GETSTAT	CB57 GETST	C5B4 GETUP	CEFA GETX
CFFF CLRROM	F838 CLRSC2	2F832 CLRSCR	C481 CLRSTS	?CF06 GETY	CF38 GKEY	C826 GLCBNK1	C829 GLCDONE
C491 CLRS	F83C CLRSC3	F836 CLRTOP	D112 CMD.C	0011 GLUIDX	C5EE GOBASICIN	C8A7 GOBREAK	CB25 GODDONE
D11B CMD.C1	DOFD CMD2FOUND	D225 CMD2LIST	D087 CMD2LOOP	CB22 GODREG	C96E GOERR	C9EC GOERR2	06 GOODF8
DOF4 CMD2L	2D068 CMD2NULL	D150 CMDB	D12F CMDCR	C278 GOREMOTE	C19B GOSER3	C279 GOTERM	FEB6 GO
BF CMDCUR	D14C CMDD	D139 CMDI	D13A CMD12	CB0D GODSP	?FD25 GOTKEY	F8CC GOTONE	C2C1 GSTNOINT
D139 CMDK	D218 CMDLIST	D091 CMDLOOP	D139 CMDL	C2B4 GSTTST	2C H2	C4C8 HANGX	C4ED HANGY
D12F CMDN	D14B CMDP	D183 CMDP2	D197 CMDQ	D489 HDDONE	D464 HDLOOP	D45E HDPOS2	PCC9 HEADR
D188 CMDR	D16C CMDS	D199 CMDT	D1D8 CMDT2	D452 HEXDEC2 F81C HLINE1	D441 HEXTODEC CDA5 HOMECUR	2C057 HIRES FC58 HOME	?F819 HLINE CE1B HOOKITUP
D1EA CMDT3	D1F5 CMDTABLE	C69A CMDTBL	DOA2 CMDZ2	CE20 HOOKUP	D600 I.NITMOUSE	08 IBBUFP	OC IBCMD
D126 CMDZ	D10A CMFOUND	C168 CMLOK	C14B CMLOOP C18E CMNOY	02 IBDRVN	? 05 IBSECT	01 IBSLOT	OD IBSTAT
42 CMMAND C170 CMNT0	C18A CMNOINT C175 CMRGHT	C1A1 CMNOVBL C182 CMROK	DOEA CMSET	04 IBTRK	F897 IEVEN	0200 INBUF	D084 INCMD1
C155 CMXMOV	C37F CO1		FCCA COLDSTART	D03C INCMD3	F897 IEVEN C705 INENT	0200 IN	D022 INCMD
30 COLOR	FCE6 COM1		FCFB COM3	D032 INCMD2	FF15 INDX	CB05 INITBL	C740 INITMOUSE
DOBF COMINIT	DOB5 COMINITI		2D011 COMMAND1	FB2F INIT	?FE8B INPORT	FE8D INPRT	F882 INSDS1
			1 - Martin Martin - Constant 2002/2012/2012/2012/2012/2012/2012/2012				

37 SYMBOL TABLE	SORTED BY SYMBOL	2	0.00m 06 06-41 page 147	37 SYMBOL TABLE	SORTED BY SYMBOL	20	00m 06 06-41 barn 140
			0-OCT-86 06:41 PAGE 147	antia en estas antis antis antis de la compania			OCT-86 06:41 PAGE 148
F88E INSDS2	F8D0 INSTDSP	CC12 INVERT	32 INVFLG	CA06 NXTMN	C9BD NXTOP	FA59 OLDBRK	047B OLDCH
CC1C INVX ? 27 IOERR	C000 IOADR FEDE IOPRT1	49 IOBPH	48 IOBPL	0679 OLDCUR	067A OLDCUR2	?FF59 OLDRST	DO7F ONELETTER
D839 IORTS	CO78 IOUDSBL	FEAB IOPRT2	FE9B IOPRT	FEC2 OPRT0	FEFE OPTBL	057B OURCH	05FB OURCV
C058 IOU	C82A IRQ21	C079 IOUENBL C826 IRO2	0009 IOUIDX C834 IRQ3	C707 OUTENT C19E P1INIT	?FE95 OUTPORT C1AF P1READ2	FE97 OUTPRT C1A8 P1READ	C1D5 P1ERR
C83E IRQ4	C848 IRQ5	C85B IRQ6	C85E IRQ7	CIBB PISTATUS	CICE PISTRD		C9AD P1SKIP
C870 IRQ8	C88C IRODN1	C88E IRODN2	C8A4 IRODN5	C211 P2INIT	C213 P2READ	C1CC P1STWR C217 P2STATUS	C1B4 P1WRITE C215 P2WRITE
C87F IRODONE	C804 IRQENT	203FE IRQLOC	?FA40 IRQ	CO64 PADDLO	49 PADDR	C680 PARMTBL	CF71 PASCALC
C896 IRQDN3	C89C IRODN4	C882 IRQLCOK	CF86 IRQTBLE	0078 PASCAT	CF7F PASCLC2	CCOB PASINVERT	CF35 PASREAD
FFFE IRQVECT	C663 ISMRK1	C3C3 JMPDEST	C32C JPINIT	C850 PASSKIP1	C23D PBFULL	47 PBLOCK	C235 PBOK
C32F JPREAD	C335 JPSTAT	C332 JPWRITE	C010 KBDSTRB	45 PBUFF	F954 PCADJ2	F953 PCADJ	F956 PCADJ3
FB88 KBDWAIT	C000 KBD	FD1B KEYIN	?FD18 KEYINO	F95C PCADJ4	C48D PCBAD4	C489 PCCMD4	C48F PCERR4
39 KSWH	38 KSWL	CFE1 LACR	CFDE LADIG	C4B2 PCGTP4	3B PCH	CAB4 PCINC2	CAB6 PCINC3
CFE4 LADONE	CO8B LCBANK1	C083 LCBANK2	2F LENGTH	3A PCL	D86A PCNTL	D873 PCNTOK	C880 PCNV
8A LFEED	FC66 LF	0400 LINE1	FE63 LIST2	C5F8 PCNVRST	C494 PCONV4	47 PCOUNT	C4BD PCPARMS4
FE5E LIST	2C LMNEM	00 LOC0	01 LOC1	11 PCREVNUM	2C4B5 PCSKP4	C4A8 PCSVZP4	CF19 PCTL
CFCB LOOKASC	FD38 LOOKPICK	C056 LORES	FE22 LT2	C918 PDOK	C90D PDON	CC3D PICK1	CC33 PICK2
FE20 LT	C746 MOVEIRQ	? 40 M.40	08 M.CTL	95 PICK	CC3F PICK3	CC4A PICK4	CC1D PICKY
20 M.CTL2	10 M.CURSOR	08 M.GOXY	01 M.MOUSE	CF41 PINIT	CEBC PIORDY	F800 PLOT	F80E PLOT1
CF9A M.OVEIRO	80 M. PASCAL	04 M.VMODE	44 MACSTAT	CECO PNOTRDY	C702 PNULL	06B8 POWERUP	43 PPARM
DA39 MAKECAT	C58E MAKTBL	2E MASK	D202 MASK1	FD92 PRA1	F910 PRADR1	F914 PRADR2	F926 PRADR3
D20D MASK2	05F8 MAXH	04F8 MAXL	077D MAXXH	F92A PRADR4	F930 PRADR5	D8E9 PRBAD2	D8EC PRBAD3
067D MAXXL C5EA MBBAD	207FD MAXYH Da77 MC0	206FD MAXYL	C700 MBASIC	C5F3 PRBADZ	C5EE PRBAD	F94A PRBL2	?F94C PRBL3
DA44 MCBOOT	DA53 MCBYTE	DASE MCADD	DA8B MCADD2	F948 PRBLNK	FDDA PRBYTE	D8B9 PRDBLK	C5E3 PRDONE
DA71 MCNTNM	DA53 MCBIIL DA68 MCNTSZ	DAA6 MCDONE C3D0 MEM1	DA7D MCFE	D8DE PRDREAD ?FF2D PRERR	2FB1E PREAD CEF7 PRET	D83A PREAD2.Z ?FDE3 PRHEX	FB25 PREAD2
C3F3 MEM3	C3F5 MEM4	C3FA MEM5	C3D8 MEM2 C405 MEM6	C5C9 PRLAST	C5D3 PRLOOP2	C5B5 PRLOOP	FDE5 PRHEXZ C5AC PRMAIN
C412 MEM7	C42A MEM8	C42C MEM9	C431 MEMA	CSEC PRMAIN2	F8F5 PRMN1	F8F9 PRMN2	C166 PRNOW
C440 MEMB	C44F MEMC	C456 MEMD	C472 MEMERROR	2F941 PRNTAX	F8DB PRNTBL	F8D4 PRNTOP	2F944 PRNTX
C46C MEMF	0578 MINH	FE6C MINI	C9C7 MINIERR	F940 PRNTYX	C14A PRNT	FFFF PROCAT	C5D9 PRODD
0478 MINL	057D MINXH	047D MINXL	205FD MINYH	BF00 PROFLAG	? 03 PROFORM	33 PROMPT	? 01 PROREAD
204FD MINYL	CFA9 MIRQLP	CFC0 MIROSTD	2C052 MIXCLR	? 00 PROSTAT	? 02 PROWRIT	FD96 PRYX2	CF66 PS1
C053 MIXSET	0001 MMUIDX	F9C0 MNEML	FA00 MNEMR	CF51 PSETUP	CF54 PSETUP2	CF30 PSETX	D880 PST0
F8BE MNNDX1	F8C2 MNNDX2	F8C9 MNNDX3	FDAD MOD8CHK	D853 PSTATO	CEB1 PSTATUS	47 PSTAT	CEBE PSTERR
31 MODE	FF69 MONZ	FF65 MON	?FF59 MONITOR	D88A PSTMOV	2C070 PTRIG	44 PUNIT	C228 PUTBUF
067F MOUARM	C063 MOUBUT	CO48 MOUCLR	2C058 MOUDSBL	2D43B PUTINBUF	CE3B PVMODE	C65A PWDONE	04B8 PWDTH
2C059 MOUENBL	07FF MOUMODE	C100 MOUSEINT	CD9F MOUSOFF	C640 PWLAST	C62C PWLOOP	C64A PWLOOP2	C663 PWMAIN2
CD99 MOUSON 057F MOUXH	077F MOUSTAT	0478 MOUTEMP	CO66 MOUX1	C623 PWMAIN	C650 PWODD	CEDD PWR1	D8BD PWRBLK
05FF MOUYH	C015 MOUXINT C017 MOUYINT	047F MOUXL 04FF MOUYL	C067 MOUY1 C972 MOV1	FAFD PWRCON CEC2 PWRITE	03F4 PWREDUP CEF1 PWRITERET	CEF4 PWRET FAA6 PWRUP	D83D PWRITE2
20 MOVARM	C34E MOVEAUX	FE2C MOVE	C361 MOVEC2M	D830 PZCMD	D834 PZCNT	D836 PZCNT2	FB12 PWRUP2 D4DA QTBL
CFA0 MOVEIRQ	C367 MOVELOOP	C393 MOVERET	C367 MOVESTRT	CE45 QUIT	CE44 QX	D241 R.GETALT1	D22A R.GETALT
C970 MOVINST	02 MOVMODE	C900 MPADDLE	D179 MSLOOP	D246 R.GETALT2	C484 RATS4	2060 RD40SW	C018 RD80COL
07F8 MSLOT	D177 MSWAIT	AA NAMEFLG	CAFF NBRNCH	COIF RD80VID	C63F RDADR	C016 RDALTZP	C6A8 RDATO
0300 NBUF1	28 NDERR	FBBO NEWADV1	FBA0 NEWADV	C6AA RDAT1	C6BA RDAT2	C6BC RDAT3	C6CB RDAT4
FA47 NEWBRK	FC99 NEWC1	FC90 NEWCLEOLZ	FC8D NEWCLREOL	C6A6 RDATA	C003 RDCARDRAM	?FD35 RDCHAR	C642 RDDHDR
FC73 NEWCR	CCCC NEWESC	C803 NEWIRQ	?FA81 NEWMON	C656 RDHD0	C65E RDHD1	C667 RDHD2	C671 RDHD3
FC38 NEWOP1	FC35 NEWOPS	CAD1 NEWPCL	FC88 NEWVTABZ	2C01D RDHIRES	FDOC RDKEY	C011 RDLCBNK2	C012 RDLCRAM
FC86 NEWVTAB	C371 NEXTA1	03FB NMI	CA3B NNBL	C002 RDMAINRAM	CO1B RDMIX	CO1C RDPAGE2	C013 RDRAMRD
D020 NOCMD2	D01F NOCMD	C71A NOERROR	?FD45 NOESC1	C014 RDRAMWRT	C685 RDSEC1	C687 RDSEC2	C68F RDSEC3
FD4A NOESC2	FD44 NOESCAPE	C254 NOESC	FAA3 NOFIX	C683 RDSECT	FAE4 RDSP1	CO1A RDTEXT	C019 RDVBLBAR
C5AA NOPATRN	C371 NOREAD	D166 NOSHIFT	D6CC NOSTAT2	?FEFD READ	FAD7 REGDSP	FEBF REGZ	C961 REL1
C36A NOT1 CC6B NOTINV2	C1B2 NOTACIA CC53 NOTINV	FD5F NOTCR1	FD4D NOTCR	C96B REL2	254 RELADR	C955 REL	FA62 RESET
FB94 NOWAIT	C82A NTBL	CC68 NOTINV1	FEA7 NOTPRTO	FABD RESET.X	C354 RESETLC	FF3F RESTORE	?FF44 RESTR1
0016 NUMOPS	FCBA NXTA1	03B8 NUMBANKS FCB4 NXTA4	077E NUMBER	C641 RETRY1 FB02 RGDSP2	C657 RETRY C866 RMESS	0101 REVNUM 2D RMNEM	FADA RGDSP1
FF90 NXTBIT	FFA2 NXTBS2	C9F8 NXTCH	FF98 NXTBAS FD75 NXTCHAR	4E RNDL	C028 ROMBANK	C081 ROMIN	4F RNDH C37B ROMOK
FFAD NXTCHR	?F85F NXTCOL	077B NXTCUR	FF73 NXTITM	0478 ROMSTATE	C473 RSLOOP4	C853 RSWTBL	CF94 RTBL
	MILOU	STID BALOVA	III S MAIIIN	VIV KONSTALE	OTIS KULOUT	CAN VOWIDI	OLA VIDE
				1			

37 SYMBOL TABLE	SORTED BY SYMBOL		20-OCT-86 06:41 PAGE 149	37 SYMBOL TABLE	SORTED BY SYMBOL	20-0	CT-86 06:41 PAGE 150
F80C RTMASK	F87F RTMSKZ	2D RTNH	CAD5 RTNJMP	0800 THBUF	?FB09 TITLE	C15C TOOFAR	FFBE TOSUB
CAD9 RTNJMP2	2C RTNL	F831 RTS1	FBEF RTS2B	FE6F TRACE	<b>06FF TRKEY</b>	067C TRSER	D9A0 TSLOOP
F961 RTS2	FB2E RTS2D	FBFC RTS3	?FDC5 RTS4C	D9CB TSNORAM	C3C6 TSTMEM	D4C2 TSTMEM2	D497 TSTZPG
?FC34 RTS4	FCC8 RTS4B	FE17 RTS5	?FCB3 RTS6	05FC TWKEY	057C TWSER	C050 TXTCLR	C054 TXTPAGE1
BD00 RWTS	?FF4C SAV1	FF4A SAVE	BFFB SCNTL	C055 TXTPAGE2	C051 TXTSET	<b>05FA TYPHED</b>	00 UCSPACE
BFFA SCOMD	CE58 SCR1	CE5E SCR2	CE66 SCR3	CC93 UD2	43 UNIT	CC70 UPDATE	C399 UPSHIFT0
CE79 SCR4	CE82 SCR5	CE8B SCR6	CE96 SCR7	C39B UPSHIFT	FC1A UP	FECA USR	03F8 USRADR
?CE8D SCR8	CEAD SCR9	05B8 SCREEN	CBB9 SCRL3	C1DB UTSMSG	2D V2	CO70 VBLCLR	C019 VBLINT
CB9B SCRLEVEN	CBA2 SCRLFT	CB6D SCRLIN	CBB0 SCRLODD	OC VBLMODE	FE36 VERIFY	067B VFACTV	FE58 VFYOK
F879 SCRN2	?F871 SCRN	CE80 SCRN48	CE53 SCRN84	CE31 VIDMODE	FC04 VIDOUT1	FBFD VIDOUT	FB78 VIDWAIT
CB30 SCROLLDN	CB38 SCROLLIT	CB35 SCROLLUP	?FC70 SCROLL	F828 VLINE	F826 VLINEZ	04FB VMODE	FC22 VTAB
BFF8 SDATA	C61F SEEKZERO	C27F SERIN	C11C SERISOUT	FB59 VTAB23	FC30 VTAB40	FC24 VTABZ	FCA8 WAIT
03B8 SERMODE	C18F SEROUT2	C18A SEROUT	C24F SEROUT3	FCA9 WAIT2	FCAA WAIT3	FEEB WDTHCH	CDD5 WIN0
C255 SEROUT4	C117 SERPORT	C189 SERRTS	C100 SERSLOT	CDE0 WIN1 CE02 WIN4	CDED WIN2 CE18 WIN5	CDF2 WIN3 CDD4 WIN80	CDD2 WIN40
C144 SERVID C00D SET80VID	CDC0 SET40	CDBE SET80	C001 SET80COL	20 WNDLFT	CEOA WNDREST	22 WNDTOP	23 WNDBTM 21 WNDWDTH
COOD SETAN1	COOF SETALTCHAR ?CO5D SETAN2	C009 SETALTZP C05F SETAN3	2059 SETANO C182 SETCH	C005 WRCARDRAM	FECD WRITE	C004 WRMAINRAM	CD8D X.CUR.OFF
?F864 SETCOL	FEEE SETCUR1	FEEC SETCUR	CB67 SETDBAS	CD89 X.CUR.ON	D6A3 X.MCLAMP	D668 X.MCLEAR	D651 X.MHOME
?FB40 SETGR	CE23 SETHOOKS	FE86 SETIFLG	FE80 SETINV	D679 X.MREAD	D6C2 X.MISTINT	D621 X.SETMOU	CDB7 X.SI
2D638 SETIOU	CDA1 SETIT	FE89 SETKBD	FEID SETMDZ	CDB0 X.SO	C3A5 X.UPSHIFT	FDB3 XAM	FDA3 XAM8
FE18 SETMODE	FE84 SETNORM	?FAA9 SETPG3	FAAB SETPLP	FDC6 XAMPM	FEBO XBASIC	C8E6 XBITKBD	C8F9 XBKB1
?FB6F SETPWRC	C360 SETROM	CB88 SETSRC	COO8 SETSTDZP	C8FB XBKB2	CAA6 XBRK	06FB XCOORD	D843 XDIAG
D1A0 SETTERM	?FB39 SETTXT	C21C SETUP	CB83 SETUP2	DB30 XDIAGZ	DB32 XDLOOP	C3B0 XFERZP	C397 XFER
FE93 SETVID	C82A SETV	FB4B SETWND	CE1A SETX	C3C0 XFERAZP	C3AA XFERC2M	CAC9 XJMPAT	CAC8 XJMP
CBC1 SEV1	CC4C SHOWCUR	C5C4 SHOWINST	C28E SIDATA	CAE3 XJMPATX	CACO XJSR	CAEE XJXNOC	C5CF XMBASIC
D642 SILOOP	C2AC SINOMOD	C205 SIN	D649 SINOCH	C5DC XMBOUT	D674 XMCDONE	C734 XMCLAMP	C72E XMCLEAR
C280 SINOKBD	FC SIZEFLG	0478 SIZETEMP	FE SKPFE	C1AD XMDONE	D657 XMH2	D655 XMHLOOP	C73A XMHOME
CBA8 SKPLFT	CBB4 SKPRT	0778 SL.DEVNO	D9D3 SL.FORMAT	D69C XMRD2	C728 XMREAD	C722 XMTSTINT	C8D4 XNOKEY
0678 SL.LCSTATE	07F8 SL.MSLOT	C580 SL.PREAD	D874 SL.PSTATUS	C2D5 XNOSBUF	93 XOFF	91 XON	CA98 XQ1
C5F7 SL.PWRITE	03B8 SL.SCRN1	20438 SL.SCRN2	204B8 SL.SCRN3	CA9A XQ2	CA64 XQINIT	CA50 XQNOBTO	CA90 XONTBRA
20538 SL.SCRN4	205B8 SL.SCRN5	20638 SL.SCRN6	06B8 SL.SCRN7	3C XQT	CA4A XQWAIT	D690 XRBUT	D697 XRBUT2
20738 SL.SCRN8	C74C SLBOOT	? 04 SLOT	2B SLOTZ	C2F4 XRDDONE C2C3 XRDSER	C8D5 XRDKBD	C2E9 XRDNOBUF	C2C9 XRDSER2
C1 SLTDMY C2AA SODONE	C752 SLXEQ 03F2 SOFTEV	C86C SMESS	D650 SMINVALID	46 XREG	D8BE XREAD2 C8CC XRKBD1	DODB XREADY D607 XRLOOP	D89E XREAD CAAC XRTI
C2AB SORTS	C286 SOTST	C28D SOOK C207 SOUT	C25E SORDY C030 SPKR	CABO XRTS	208A3 XRWCMN	C71C XSETMOU	D636 XSOFF
49 SPNT	BFF9 SSTAT	D860 STOLP	CF29 STARTXY	D846 XSTATUS	0578 XVAL	D8A2 XWRITE	2C100 XXX
C667 STATTBL	48 STATUS	D86E STBAD	D1B9 STCLR	0008 YHI	47 YREG	35 YSAV1	34 YSAV
FE71 STEPZ	CA43 STEP	FB65 STITLE	FBF0 STORADV	05F8 YVAL	FD ZERS	FFC7 ZMODE	D49B ZP1
C3B8 STORCH	C3DB STORE1	C3EE STORE2	?C3F2 STORE3	D4A4 ZP2	D4B7 ZP3	D4BC ZPERROR	C464 ZSAVE4
C3C1 STORE	C3F9 STORE5	?FEOB STOR	?C3F7 STORE4	OA ZUSED	D4CE ZZLOOP	D4C5 ZZNM	CE4D ZZQUIT
C3B3 STORY	D1F4 STRTS	D1C0 STSET	D1C9 STWASOK				
FFE3 SUBTBL	C56B SUC2	C875 SUCCESS	C22F SUDODEF				
C245 SUDONE	C232 SUNODEF	C240 SUOUT	C704 SW.INITMOUSE				
C6EE SW.MCLAMP	C6E3 SW.MCLEAR	C6F9 SW.MHOME	C6D8 SW.MREAD				
C6CD SW.MTSTINT	C6C2 SW.SETMOU	?C7C7 SWATALK	C7AF SWAUX				
C79D SWBASICIN	C4EF SWCHTST	C7A9 SWCMD	C806 SWCMD3				
C537 SWERR	C7DF SWGETB	C7D3 SWGETST	C78E SWIRQ2				
C7BB SWMINT	2C797 SWPCNV	C7D9 SWREAD	2C788 SWRESET				
C788 SWRESET2	2C780 SWRT12	C780 SWRTI	C784 SWRTS2				
C784 SWRTS C797 SWSTHK2	C787 SWRTSOP C7F1 SWSTHK3	C7CD SWSER3 C7A3 SWSTTM	C6B4 SWSL.BT C7F1 SWSTTM3				
C82F SWTBL0	C841 SWTBL1	C4F1 SWTST1	C4F3 SWTST2	1			
C4FE SWTST3	C508 SWTST4	C51A SWTST5	C521 SWIS12				
C533 SWIST7	C7B5 SWXFER	2C7EB SWXFGO	C7EB SWXFG02				
C7E5 SWZZNM	C79D SWZZQT2	C7F6 SWZZQT3	?FB5B TABV	1			
C15E TAB	C592 TBLLOOP	C5A0 TBLLOOP2	06F8 TEMP				
04F8 TEMP1	0578 TEMPA	4A TEMPPTR	05F8 TEMPY				
C27C TERM1	DF TERMCUR	C25E TESTKBD	D995 TESTSIZE				

37 SYMBOL TABLE	SORTED BY ADDRESS	20	)-OCT-86	06:41 PAGE 151	37 SYMBOL TA	BLE SORTED E	BY ADDRESS	20-003	I-86 06:41 PAGE 152
00 LOC0	? 00 BOOTBLK	? 00 PROSTAT	00	UCSPACE	C000 CLR80C		IOADR COO	0 KBD	C001 SET80COL
01 BADCMD	01 LOC1	01 M.MOUSE		PROREAD	C002 RDMAIN	RAM C003 R	RDCARDRAM C00	4 WRMAINRAM	C005 WRCARDRAM
01 IBSLOT	0001 MMUIDX	? 02 BOOTJMP		IBDRVN	C008 SETSTD	ZP C009 S		C CLR80VID	COOD SETSOVID
? 02 PROWRIT	02 MOVMODE	? 03 PROFORM		IBTRK	CODE CLRALT			0 KBDSTRB	C011 RDLCBNK2
04 BUTMODE	04 BADPCNT	? 04 SLOT		M. VMODE	C012 RDLCRA			4 RDRAMWRT	C015 MOUXINT
? 05 IBSECT	06 GOODF8	08 M.CTL		M. GOXY	C016 RDALTZ			8 RD80COL	C019 VBLINT
0008 YHI	08 IBBUFP	0009 IOUIDX		ZUSED	C019 RDVBLB			BRDMIX	CO1C RDPAGE2
OC VBLMODE	OC IBCMD	OD IBSTAT		CHARCR	COID RDHIRE			F RD80VID	CO28 ROMBANK
10 M.CURSOR	11 BADUNIT	0011 GLUIDX		PCREVNUM	C030 SPKR	C048 M		0 TXTCLR	C051 TXTSET
0013 ESCNUM	14 CTLNUM	0016 NUMOPS		WNDLFT	2C052 MIXCLR			4 TXTPAGE1	C055 TXTPAGE2
20 M.CTL2	20 MOVARM	21 BADCTL		WNDWDTH	C056 LORES	20057 E			COSS CLRANO
22 WNDTOP	23 WNDBTM	24 CH		CV	C058 IOU	2C059 M			COSA CLRAN1
26 GBASL	27 GBASH	? 27 IOERR		NDERR	2C05B SETAN1				COSE CLRANS
28 BASL	29 BASH	2A BAS2L		BAS2E				1 BUTNO	CO62 BUTN1
28 SLOTZ		002C DOSCAT		LMNEM	C05F SETAN3 C063 MOUBUT			6 MOUX1	CO67 MOUY1
2C RTNL	2C H2 2D BADBLK	2D RMNEM		V2	C070 VBLCLR			B IOUDSBL	C079 IOUENBL
2D RTNH	2E MASK	2E FORMAT			CO81 ROMIN			B LCBANK1	C100 SERSLOT
	31 MODE			LENGTH	2C100 XXX	C100 H		1 ENTR1	C117 SERPORT
30 COLOR		32 INVFLG		PROMPT				4 CVMOVED	C12B CVBUT
34 YSAV	35 YSAV1	36 CSWL	31	CSWH	C118 CVNOVB				C142 DEVNO2
38 KSWL	39 KSWH	3A PCL		PCH	C130 CHOK	C136 C		D FIXCH B CMLOOP	C155 CMXMOV
3C A1L	3C XQT	3C BOOTTMP		Alt	C144 SERVID			6 PRNOW	C168 CMLOK
3E A2L	3F A2H	40 A3L	? 40		C15C TOOFAR	C15E T		2 SETCH	C182 CMROK
41 A3H	42 CMMAND	42 A4L		UNIT	C170 CMNTO	C175 C			
43 PPARM	43 A4H	44 A5L		MACSTAT	C186 DONE	C189 S			C18A CMNOINT
44 BUFFER	44 PUNIT	45 A5H		PBUFF	C18E CMNOY				C19E P1INIT
45 ACC	46 BLOCK	46 XREG		YREG	CIA1 CMNOVB				CIAF PIREAD2
47 PSTAT	47 PCOUNT	47 PBLOCK		STATUS	C1B2 NOTACIA				C1B4 P1WRITE
48 IOBPL	49 PADDR	49 IOBPH		SPNT	CIBA ACIAIN		STATUS CIC	2 ACIATST	CICC PISTWR
4A TEMPPTR	4E RNDL	4F RNDH	4F	BOOTDEV	CICE PISTRD	C1D5 P	PIERK CID		C1DB UTSMSG
0078 PASCAT	80 DOSERR	80 M. PASCAL		LFEED	C1DC AIPORT			AINOFLSH	C205 SIN
91 XON	93 XOFF	95 PICK		ESC	C207 SOUT			A AIPASS	C211 P2INIT
AA NAMEFLG	BF CMDCUR	C1 SLTDMY		TERMCUR	C213 P2READ			7 P2STATUS	C219 ENTR
FC SIZEFLG	FD ZERS	FE SKPFE		REVNUM	C21C SETUP	C228 P		B DEVNO	C22F SUDODEF C23D PBFULL
0200 IN	0200 INBUF	0214 BINL		BINH	C232 SUNODE				C24C AIAUX
0300 NBUF1	0356 DNIBL	03B8 SERMODE		NUMBANKS	C240 SUOUT	C245 S			C24F COMMPORT
03B8 SL.SCRN1	03F0 BRKV	03F2 SOFTEV		PWREDUP	C24D AIEAT C254 NOESC				C25E SORDY
203F5 AMPERV 0400 LINE1	03F8 USRADR	03FB NMI		IRQLOC	C273 EXITX				C279 GOTERM
0478 SIZETEMP	0438 ASTAT 0478 MOUTEMP	20438 SL.SCRN2		ROMSTATE	C275 EATA	C275 E C27F S			C286 SOTST
		0478 MINL		OLDCH		C28E S			C2AA SODONE
047D MINXL 04F8 ERROR	047F MOUXL 04F8 MAXL	C4B8 PWDTH C4F8 TEMP1		SL.SCRN3	C28D SOOK C2AB SORTS			C GETSTAT	C2B2 GETSTAT2
04FC ACIABUF	204FD MINYL	04FF MOUYL		VMODE	C2B4 GSTTST	C2B6 D			C2C1 GSTNOINT
20538 SL.SCRN4	0578 MINH	0578 TEMPA		EXTINT	C2C3 XRDSER	C2C7 D		XRDSER2	C2D5 XNOSBUF
	0570 MINH			XVAL	C2DF DEFCOM				C2F4 XRDDONE
057B OURCH 05B8 SCREEN	057C TWSER ?05B8 SL.SCRN5	057D MINXH		MOUXH	C2F7 GETBUF				C305 C3KEYIN
	(UJB6 SL.SCKNJ	05F8 MAXH 05FA TYPHED		TEMPY					C321 GBDONE
05F8 YVAL	05F9 EXTINT2			OURCV	C307 C3COUT1 C322 GETDATA				C329 BINPUT
05FC TWKEY 0638 ESCHAR	205FD MINYH 20638 SL.SCRN6	05FE CHARBUF 0678 SL.LCSTATE		MOUYH OLDCUR	C32C JPINIT	C32F J		JPWRITE	C334 GDNOLF
						C338 C			C346 GDEAT
067A OLDCUR2	067B VFACTV	067C TRSER		MAXXL	C335 JPSTAT			MOVEAUX	C354 RESETLC
067F MOUARM	06B8 FLAGS	06B8 POWERUP		SL.SCRN7	C348 GDOK				C367 MOVELOOP
06F8 TEMP	06FB XCOORD 20738 SL.SCRN8	206FD MAXYL		TRKEY	C360 SETROM	C361 M C371 N			C37B ROMOK
0738 COL		0778 SL.DEVNO		NXTCUR	C36A NOT1				C393 MOVERET
077D MAXXH	077E NUMBER	077F MOUSTAT		MSLOT	C37C GETALT	C37F C			C399 UPSHIFTO
07F8 SL.MSLOT	07FB CURSOR	207FD MAXYH		MOUMODE	C393 GETALTI				
0800 THBUF	0800 BOOTBUF	1FFF DIAGSTART		DIAGDEST	C39B UPSHIFT				C3AA XFERC2M
9D1E DOSINIT	A6C3 DOSSYN	BDOO RWTS		PROFLAG	C3B0 XFERZP	C3B3 S			C3C0 XFERAZP C3D0 MEM1
BFF8 ADDRL	BFF8 SDATA	BFF9 SSTAT		ADDRM	C3C1 STORE	C3C3 JI C3DB S			C3DU MEMI C3F2 STORE3
BFFA ADDRH	BFFA SCOMD	BFFB SCNTL	BLLB	DATA	C3D8 MEM2	CODB S	IUREI CJER	S STOREZ S	COLT STOKED
					1				

37 SYMBOL TABLE	SORTED BY ADDRESS		20-OCT-86 06:41 PAGE 153	37 SYMBOL TABLE	SORTED BY ADDRESS		20-OCT-86 06:41 PAGE 154
COED NEND	C3F5 MEM4	?C3F7 STORE4	C3F9 STORE5	C93C AMOD3	C94A AMOD5	C94F AMOD6	C955 REL
C3F3 MEM3 C3FA MEM5	C405 MEM6	C40E BOOT4	C412 MEM7	C961 REL1	C96B REL2	C96E GOERR	C970 MOVINST
C428 BTOK4	C42A MEM8	C42C MEM9	C431 MEMA	C972 MOV1	2C983 DISLIN	C986 GETINST1	C98F GETOP
C428 BIOK4.1	C43D BTOK4.2	C440 MEMB	C448 BTOK4.3	C9AD P1SKIP	C9BD NXTOP	C9C7 MINIERR	C9C9 ERR2
C44E ENTRY4	C44F MEMC	C454 ENT4	C456 MEMD	COCB ERR3	C9D8 DOINST	C9E7 GETI1	C9EC GOERR2
C462 DOS24	C464 ZSAVE4	C46C MEMF	C46E DOIT4	C9F4 DOLIN	C9F8 NXTCH	CA06 NXTMN	CA29 AMOD7
C471 DONE4	C472 MEMERROR	C473 BADBITS	C473 RSLOOP4	CA38 AMOD8	CA3B NNBL	CA43 STEP	CA4A XQWAIT
C47D BBITS1	C481 CLRSTS	C484 RATS4	C489 PCCMD4	CA50 XQNOBTO	CA64 XQINIT	CA90 XQNTBRA	CA98 XQ1
C48D PCBAD4	C48F PCERR4	C491 CLRS	C494 PCONV4	CA9A XQ2	CAA6 XBRK	CAAC XRTI	CABO XRTS
C4A8 PCSVZP4	C4A9 BADMAIN	C4B0 BADPRIM	C4B2 PCGTP4	CAB4 PCINC2	CAB6 PCINC3	CACO XJSR	CAC8 XJMP
2C4B5 PCSKP4	C4BB BBITS2	C4BD PCPARMS4		CAC9 XJMPAT	CAD1 NEWPCL	?CAD5 RTNJMP	CAD9 RTNJMP2
C4CA BADSWTCH	C4CE BSWTCH1	C4D1 DOSENT4	C4D8 BSWTCH2	CAE3 XJMPATX	CAEE XJXNOC	CAF1 BRANCH	CAFF NBRNCH
C4E0 DOSSLT4	C4E4 BSWTCH2A	C4E7 BSWTCH3	C4E9 DOSOK4	CB05 INITBL	CB0D GODSP	CB22 GODREG	CB25 GODDONE
C4ED HANGY	C4EF SWCHTST	C4F1 SWTST1	C4F3 SWTST2	CB30 SCROLLDN	CB35 SCROLLUP	CB38 SCROLLIT	
C4FE SWTST3	C504 CLICK	C508 SWTST4	C51A SWTST5	CB57 GETST	CB67 SETDBAS	CB6D SCRLIN	CB83 SETUP2
C521 SWTST6	C533 SWTST7	C537 SWERR	C53F BIGLOOP	CB88 SETSRC	CB9B SCRLEVEN	CBA2 SCRLFT	CBA8 SKPLFT
2C543 BLP2	C547 BLP3	C556 BLP4	C566 DQUIT	CBB0 SCRLODD	CBB4 SKPRT	CBB9 SCRL3	CBC1 SEV1
C56B SUC2	C580 ATALK	C580 SL.PREAD		CBC2 DOCLR	CBC7 CLR40	CBCF CLRHALF	CBDA CLR80
C592 TBLLOOP	C5A0 TBLLOOP2	C5AA NOPATRN	C5AC PRMAIN	CBEE CLR0	CBF1 CLR2	CBFC CLR1	CC02 CLR3 CC1C INVX
C5B4 GETUP	C5B5 PRLOOP	C5BB APPLE2C	C5C4 SHOWINST	CC04 CLRPORT	CCOB PASINVERT	CC12 INVERT	CC3F PICK3
C5C9 PRLAST	C5CF XMBASIC	C5D3 PRLOOP2	C5D9 PRODD	CC1D PICKY	CC33 PICK2 CC4C SHOWCUR	CC3D PICK1 CC53 NOTINV	2CC68 NOTINV1
C5DC XMBOUT	C5E3 PRDONE	C5EA MBBAD	C5EC PRMAIN2	CC4A PICK4	CC70 UPDATE	CC93 UD2	CC99 CLRKBD
C5EE PRBAD	C5EE GOBASICIN	C5F3 PRBADZ	C5F5 BOOTFAIL	CC6B NOTINV2	CCA7 GETCUR1	CCAD GETCUR2	CCB7 GETCUR3
C5F7 SL.PWRITE	C5F8 PCNVRST	C60B DRV2ENT	C61F SEEKZERO	CC9D GETCUR CCBF GETCURX	CCC0 ESC3	CCCC NEWESC	CCD7 ESC0
C623 PWMAIN	C62C PWLOOP	C63D EXTENT1	C63F RDADR	CCE3 ESC1	CCE5 ESC2	CCED ESCRDKEY	
C640 PWLAST	C641 RETRY1	C642 RDDHDR	C648 FUGIT	CDOC ESCCHAR	CD15 CTLTAB	CD2A CTLADR	CD54 CTLCHAR0
C64A PWLOOP2	C650 PWODD	C656 RDHD0	C657 RETRY	CD58 CTLCHAR	CD67 FNDCTL	CD6F CTLDONE	CD71 CTLGO
C65A PWDONE	C65C EXTENT	C65E RDHD1	C663 PWMAIN2 C671 RDHD3	2CD7D CGO	CD80 CTLGO1	CD89 X.CUR.ON	CD8D X.CUR.OFF
C663 ISMRK1	C667 RDHD2	C667 STATTBL	C687 RDSEC2	CD91 CTLOFF	CD95 CTLON	CD99 MOUSON	CD9B CLRIT
C680 PARMTBL	C683 RDSECT	C685 RDSEC1 C6A2 BADRD1	C6A6 RDATA	CD9F MOUSOFF	CDA1 SETIT	CDA5 HOMECUR	CDB0 X.SO
C68F RDSEC3	C69A CMDTBL C6AA RDAT1	C6B4 SWSL.BT	C6BA RDAT2	CDB7 X.SI	CDBE SET80	CDC0 SET40	CDCD CHK80
C6A8 RDAT0 C6BC RDAT3	C6C2 SW.SETMOU	C6CB RDAT4	C6CD SW.MTSTINT	CDD2 WIN40	CDD4 WIN80	CDD5 WIN0	CDE0 WIN1
C6D3 BADREAD	C6D7 DENIBL	C6D8 SW.MREAD		CDED WIN2	CDF2 WIN3	CE02 WIN4	CEOA WNDREST
C6E3 SW.MCLEAR	CGEE SW.MCLAMP	C6F9 SW.MEOME		CE18 WIN5	CE1A SETX	CE1B HOOKITUP	
C702 PNULL	C704 SW.INITMOUSE	C705 INENT	C707 OUTENT	CE23 SETHOOKS	CE31 VIDMODE	CE3B PVMODE	CE44 QX
C71A NOERROR	C71C XSETMOU	C722 XMTSTINT		CE45 QUIT	CE4D ZZQUIT	CE53 SCRN84	CE58 SCR1
C72E XMCLEAR	C734 XMCLAMP	C73A XMHOME	C740 INITMOUSE	CE5E SCR2	CE66 SCR3	CE79 SCR4	CE80 SCRN48
C746 M. OVEIRQ	C74C SLBOOT	C752 SLXEQ	C780 SWRTI	CE82 SCR5	CE8B SCR6	?CE8D SCR8	CE96 SCR7
2C780 SWRT12	C784 SWRTS	C784 SWRTS2	C787 SWRTSOP	CEAD SCR9	CEB1 PSTATUS	CEBC PIORDY	CEBE PSTERR
2C788 SWRESET	C788 SWRESET2	C78E SWIRQ2	C797 SWSTHK2	CEC0 PNOTRDY	CEC2 PWRITE	CEDD PWR1	CEF1 PWRITERET
2C797 SWPCNV	C79D SWBASICIN	C79D SWZZQT2	C7A3 SWSTTM	CEF4 PWRET	CEF7 PRET	CEFA GETX	?CF06 GETY
C7A9 SWCMD	C7AF SWAUX	C7B5 SWXFER	C7BB SWMINT	CF19 PCTL	CF29 STARTXY	CF30 PSETX	CF35 PASREAD
C7C1 BANGER	2C7C7 SWATALK	C7CD SWSER3	C7D3 SWGETST	CF38 GKEY	CF41 PINIT	CF51 PSETUP	CF54 PSETUP2
C7D9 SWREAD	C7DF SWGETB	C7E5 SWZZNM	C7EB SWXFGO2	CF66 PS1	CF71 PASCALC	CF7F PASCLC2	CF86 IRQTBLE
<pre>?C7EB SWXFGO</pre>	C7F1 SWSTTM3	C7F1 SWSTHK3	C7F6 SWZZQT3	CF8C COMTBL	CF94 RTBL	CF9A M.OVEIRQ	
C803 NEWIRQ	C804 IRQENT	C806 SWCMD3	C80E FIXLC	CFA9 MIRQLP	CFC0 MIRQSTD	CFC3 CLRKBD2 CFE4 LADONE	CFCB LOOKASC ?CFFF CLRROM
C816 GETLC	C826 GLCBNK1	C826 IRQ2	C829 GLCDONE	CFDE LADIG	CFE1 LACR	D01F NOCMD	D020 NOCMD2
C82A NTBL	C82A SETV	C82A IRQ21	C82F SWTBL0	D000 COMMAND	20011 COMMAND1 D032 INCMD2	D03C INCMD3	20068 CMD2NULL
C834 IRQ3	C83E IRQ4	C841 SWTBL1	C848 IRQ5	D022 INCMD D077 FLAGIT	D032 INCMD2 D07F ONELETTER	D084 INCMD1	D087 CMD2LOOP
C850 PASSKIP1	C853 RSWTBL	C85B IRQ6	C85E IRQ7	DO8F BACKTO1	D091 CMDLOOP	DOA2 CMDZ2	DOA5 CKDIG
C866 RMESS	C86C SMESS	C870 IRQ8	C875 SUCCESS	DOAD DIGLOOP	DOB5 COMINIT1	DOBF COMINIT	DOC5 ENABLE
C87F IRQDONE	C880 PCNV	C882 IRQLCOK	C88C IRQDN1	DOC7 DISABLE	DODB XREADY	DODE CDONE	DOEA CMSET
C88E IRQDN2	C896 IRQDN3	C89C IRQDN4	C8A4 IRQDN5 C8C9 GBBRK	DOF4 CMD2L	DOFD CMD2FOUND	DIOA CMFOUND	D112 CMD.C
C8A7 GOBREAK	C8C1 GBNOC	C8C7 GBNOTROM	C8C9 GBBRK C8E6 XBITKBD	D11B CMD.C1	D126 CMDZ	D12F CMDN	D12F CMDCR
CSCC XRKBD1	C8D4 XNOKEY C8FB XBKB2	C8D5 XRDKBD C900 MPADDLE	C90D PDON	D139 CMDK	D139 CMDI	D139 CMDL	DI3A CMDI2
C8F9 XBKB1	C8FB XBKBZ C91D AMOD1	C900 MPADDLE C93A AMOD2	C90D PDON C93B AMOD4	D148 CDONE2	D14B CMDP	D14C CMDD	D150 CMDB
C918 PDOK	CHU MIODI	CJJA ANOUZ	535 AT071	DITO OD ONDE			

SOURCE FILE #01 =>PC INCLUDE FILE #02 =>PC.EQUATES INCLUDE FILE #03 =>PC.BOOTSPACE INCLUDE FILE #04 =>PC.BOOT INCLUDE FILE #05 =>PC.PACKET INCLUDE FILE #06 =>PC.CREAD INCLUDE FILE #07 =>PC.MAIN 0000: 0101 1 version equ \$101 ;v1.0.1 0000: 0101 2 X6502 MSB ON 0000: 3 0000: 4 lst on, vsym, asym

0000:

0000:

0000:

0000:

0000:

0000:

0000:

0000:

0000:

0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 7; PPPP RRR OOO TTTTT OOO CCC OOO L 8; P P R R 0 O T O O C C O O L 9; PPPP RRR 0 O T O O C O O L 10; P R R 0 O T O O C C O O L 11; P R R 000 T 000 CCC 000 LLLL 12; 13; CCC 000 N N V VEEEEE RRR TTTTT EEEEE RRRR 14; C C O O N N V V EEEEE RRR T EEEE RRRR 15; C O O N N V V EEEE RRR T EEEE RRR 16; C C O O N N V V EEEEE R R T E R R 17; CCC 000 N N V V EEEEE R R T E R R

19	*********
20	*
21	* UniDisk 3.5 Driver Firmware Version 1.0.1
22	*
23	* Written by Michael Askins May 15, 1985
24	* Revised by M. Askins and R. Chiang April 10, 1986
25	*
26	* Copyright Apple Computer, Inc. 1985,1986
27	* All Rights Reserved
28	*
29	***********

01 PC

0000:

0000:

0000:

0000:

0000:

0000:

0000:

0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000:

0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000: 0000:

33		lification H	listor	y:
	* Rel	Date	Who	Action
37		18 Dec 84	MSA	RELEASE VERSION 0.02 (Sony)
38 39	*	10 Jan 85	MSA	General conditional assembly overhead
40 41	*	16 Jan 85	MSA	MSlot handled correctly
	*			Finished Boot code Altered ProDOS errors - add \$27 catchal
	* *	18 Jan 85	MSA	Remove call to WAIT in monitor Add Boot failure messages
46		22 Jan 85	MSA	Add IWM reconfigure for //c version
•••	*	23 Jan 85	MSA	Move Comm routines to \$C800 (\$C900) Fixed zero page preservation
	* ***	23 Jan 85	MSA	RELEASE VERSION 0.03 (Apple)
	*	25 Jan 85	MSA	Swap slot dep read and boot code (//c)
31	*	30 Jan 85	MSA	Add other //c differences Add auxtype byte
53		JU 0411 0J	HJA	Fix comm error on receive packet
	*			Fix checksum to include MSBs of overhea
	*	07 Feb 85	MSA	Add COUT support on boot fail
	* ***	08 Feb 85	MSA	
	*	22 Feb 85	MSA	Add bytecount in X,Y on PC calls Change hard reset time to 1 ms (was 83)
59	*			Crunched code by adding ClrPhases
60	*			Add zeroing of third block byte (ProDOS
01	*	06 Mar 85	MSA	
	*			No clear phases on retries Hard reset time to 40 ms
64				Pass #parms instead of unit# and no chk
	*			Init code (all reset vs. comm reset)
00	*			Add 2 bytes to pass a full 9 byte cmd
67	*	16 Mar 85	MSA	Fix bytecount on retries
68 69		17 Mar 85	MSA	Boot block must be \$800=\$01, \$801<>\$00 Remove WRREQ while waiting for motor TO
70		IT hat 05	11011	Remove glitch on /ENBL2 in AssignID
	*	20 Mar 85	MSA	
12	*			Reset pulse to 80 ms
73 74				<pre>//c delay of 100 ms on initial AssignID ID bytes changed</pre>
	*			Retransmit implemented (RecPack)
76	*			Add send data packet retries (5)
	*			Rearrange PC stack adjust
10	* *	24 Mar 85	MCA	Add //c Appletalk vector Add //c millisecond wait each call
	* ***	24 Mar 85	MSA	
	*	18 Apr 85		Clear decimal mode
02	*			Eight bytes are returned on stat unit#0
83				Stat Unit#0 scode<>0 is rejected
04	*			X and Y set to 0008 on status unit#0 Enable interrupts done correctly
85 86	*			Add unit#0 parameter count checking
87	* ***	22 Apr 85	MSA	RELEASE VERSION 1.01B
88		15 May 85	MSA	RELEASE VERSION 1.0

Protocol Converter Code for Tiger 20-OCT-86 06:29 PAGE 4

89	*	10 Apr	86 RC	removed reference to AppleTalk	*
90	*	10 Apr	86 RC	forgot to add hi byte of auxptr in	*
91	*			divide7 routine	*
92	*	10 Apr	86 RC	returns write protect from old Lirons	*
93	* ***	10 Apr	86 RC	RELEASE VERSION 1.0.1	*
94	*	•	RC	v1.0.1 is to be used with Tiger only	*
95	*			angrenerater constr File statet enterning constantion such-fictor contra-	*
96	******	******	*******	* * * * * * * * * * * * * * * * * * * *	***

	NEXT	OBJECT	FILE	NAME	IS	PC.0	
C500:		C500	98			org	\$C500
C500:			99			inclu	ide pc.equates

01 PC

0000:

0000:

0000:

0000:

0000:

0000:

0000:

0000:

	02 PC.EQUATE	s	Equates	20-OCT-86 06:29 PAGE 5	02 PC.EQUATES	Equates		20-OCT-86 06:29 PAGE 6
	C500:		2 *		005C:	60 *		
	C500:	OOBF	3 PDIDByte equ \$BF	;ProDOS attributes byte	005C: 001C	C 61 ZPSize equ	*-zeropage	
	C500:	0000	4 PCID2 equ \$0	;This means a Liron card	005C:	62 *		
	C500:		5 * -		005C:	63 *		
	C500:		6 ********		C500:	64 dend		
	C500:		7 * *		C500:	65 *		
	C500:		8 * Zero Page (temps) *		C500: CFFF			
	C500:		9 * *		C500: 0100		\$100	
	C500:		10 ********************		C500:	68 *		
	C500:		11 *		C500:	69 *		
	0000:		12 dsect		C500:	70 *********	*******	
	0000:	0040	13 zeropage equ \$0040		C500:	71 *	*	
	0040:	0040	14 org zeropage		C500:	72 * Screenhole	Storage *	
	0040:		15 *		C500:	73 *	*	
	0040:00		16 checksum dfb 0		C500:	74 **********	*******	
	0041:00		17 topbits dfb 0		C500:	75 *		<pre></pre>
	0042:00		18 CMDCode dfb 0	;ProDOS parameter passing area	C500:	76 * The screenho	le layout is a	s follows:
	0043:	0043	19 CMDPCount equ *		C500:	77 *		11-
	0043:00		20 CMDUnit dfb 0		C500:	78 *	//e	//c
	0044:	0044	21 CMDBuffer equ *		C500:	79 *		
	0044:00		22 CMDBufferl dfb 0		C500:	80 * ProFlag	\$478+n	\$478
	0045:00		23 CMDBufferh dfb 0		C500: C500:	81 * Retry 82 * SHTemp1	\$4F8+n \$578+n	\$4F8 \$578
	0046:	0046	24 CMDSCode equ *		C500:	83 * SHTempX	\$5F8+n	\$5F8
	0046:	0046	25 CMDBlock equ *		C500:	84 * SHTempY	\$678+n	\$678
	0046:00		26 CMDBlockl dfb 0 27 CMDBlockh dfb 0		C500:	85 * Power1	\$6F8+n	
	0047:00		28 CMDBlocks dfb 0		C500:	86 * Power2	\$778+n	
	0048:00		29 CMDSpare1 dfb 0		C500:	87 * NumDevices	\$7F8+n	S6FE
	0049:00 004A:00		30 CMDSpare2 dfb 0		C500:	88 * SvBcL	\$6F8	\$6F8
	004A:00	004B	31 rcvbuf equ *		C500:	89 * SvBcH	\$778	\$778
	004B:00	UUID	32 grp7ctr dfb 0		C500:	90 *	4110	+110
	004C:00		33 oddbytes dfb 0		C500: 0473		\$473	;Use the slot 0 sholes for temps
	004D:	004D	34 statbyte equ *		C500:	92 *	41.0	,
2	004D:	004D	35 bytecount equ *		C500: 0473		scholes	
	004D:	004D	36 bytecountl equ *		C500: 04F3		scholes+\$80	
	004D:	004D	37 next equ *		C500: 0573		scholes+\$100	
	004D:00		38 next1 dfb 0		C500: 0573		SHTempl	
	004E:	004E	39 AuxType equ *		C500: 05F3	97 SHTempX equ	scholes+\$180	
	004E:	004E	40 bytecounth equ *		C500: 0673		scholes+\$200	
	004E:00		41 next2 dfb 0		C500: 06F9		\$6F9	;Actually in slot 6
	004F:	004F	42 RPacketType equ *		C500:	100 *		
	004F:00		43 next3 dfb 0			101 SvBcL equ	\$6F8	
	0050:	0050	44 DeviceID equ *			102 SvBcH equ	\$778	
	0050:00		45 next4 dfb 0		C500:	103 *	60F	
	0051:	0051	46 HostID equ *			104 cv equ	\$25	
	0051:00		47 next5 dfb 0		C500: 0024	105 ch equ	\$24	
	0052:	0052				106 vtab equ 107 cout equ	\$FC22 \$FDED	
	0052:00		49 next6 dfb 0					
	0053:00		50 next7 dfb 0			108 bootscrn equ	\$7DB	
	0054:00 00	0056	51 buffer dw 0 52 auxptr equ *			109 MSlot equ 110 setvid equ	\$7F8 \$FE93	
		0036				111 setkbd equ	\$FE89	
	0056:00 00 0058:00		53 buffer2 dw 0 54 slot dfb 0			112 AutoScan equ	\$FABA	
	0058:00	0059	54 slot dib 0 55 temp equ *			113 Basic equ	\$E000	
	0059:00	0033	56 tbodd dfb 0			114 loc0 equ	\$0	;Boot parms
	0059:00 005A:00		57 Unit dfb 0	;Current target unit		115 loc1 equ	\$1	; boot parms
	005B:00		58 WPacketType dfb 0	, our cargot ante	C500:	115 1001 equ	-	,
	005C:		59 *			117 SWPROTO equ	\$C797	;//c bank switch to \$C800
					1			

02 PC.EQUATE	S	Equates		20-OCT-86 06:29 PAGE 7	02 PC.EQUATES	Equates		20-0CT-86	06:29 PAGE 8
C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500:	C784 00A5 00FF 0000 0080	118 SWRTS2 equ 119 * 120 * 121 * 122 * 123 * General Eq 124 * 125 * 126 * 127 PBBValue equ 128 PBCValue equ 129 * 130 PowerReset equ 131 CommReset equ 132 *	********* ******** \$A5 \$FF \$00 \$80	;RTS to bank 1 ;Powerup Byte Base Value ;Powerup Byte Complement Value	C500: 0020 C500: 0040 C500: C500: C500: 0000 C500: 0001 C500: 0002 C500: 0002 C500: 0004 C500: 0005 C500: C500:	176 csumerr equ 177 nopackend equ 178 bushog equ 179 * 180 * Command Codes 181 * 182 StatusCmd equ 183 ReadCmd equ 185 FormatCmd equ 185 FormatCmd equ 186 * 188 * 189 * 190 Soft equ 191 *	\$10 \$20 \$40 \$01 \$02 \$02 \$03 \$04 \$05 \$01000000	;The soft er	ror bit in statbyte
C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C50: C5	000A 001E 0009 00C3 00C8 0080 0081 0082 0007 0000 0001 0002	133 bsytol         equ           134 bsytol         equ           135 statmto         equ           136 cmdlength         equ           137 packetbeg         equ           138 packetbeg         equ           139 cmdmark         equ           140 statmark         equ           141 datamark         equ           142 *         44           143 SCDeviceStat         equ           144 \$         SCCetDCE           147 SCCRENLStat         equ           148 SCGetDevinfo         equ	1 2	<pre>;(.55 ms) T/O on /BSY before send ;(.12 ms) T/O on /BSY after send ;30 bytes stat mark timeout ;Command packet length ;Mark at beginning of packet ;End of packet mark ;Command packet identifier ;Status Packet identifier ;Data Packet identifier ;Data Packet identifier ;No timer, asynch, latch ;Get Device Specific Status ;Get Device Info Block (modebits) ;Return Newline Status</pre>	C500:         0001           C500:         0004           C500:         0006           C500:         0011           C500:         0011           C500:         0012           C500:         0022           C500:         0027           C500:         0028           C500:         0028           C500:         0020           C500:         0020           C500:         0020           C500:         0020           C500:         0027           C500:         0028           C500:         0027           C500:         0028           C500:         0058           C500:         0068           C500:         0067           C500:         0057	192         BadCnd         equ           193         BadPCnt         equ           194         BusErr         equ           195         BadUnit         equ           196         NoInt         equ           197         BadCtl         equ           198         BadCtl         equ           199         IOError         equ           200         NoDrive         equ           201         WriteProt         equ           202         BadBLock         equ           203         OffLine         equ           204         LastOne         equ           205         SoftError         equ	<pre>\$01 \$04 \$06 \$11 \$1F \$21 \$22 \$27 \$28 \$28 \$28 \$28 \$29 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$27 \$20 \$20 \$27 \$20 \$27 \$20 \$20 \$27 \$20 \$20 \$27 \$20 \$20 \$20 \$20 \$20 \$20 \$20 \$20 \$20 \$20</pre>		
C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500: C500:	C080 C080 C081 C082 C083 C084 C085 C086 C087 C088 C088 C088 C088 C088 C088 C088	149 * 150 iwm equ 151 * 152 regclr equ 153 regset equ 154 calchr equ 155 calset equ 155 calset equ 156 calchr equ 157 calset equ 158 lstrbclr equ 159 lstrbset equ 160 monchr equ 161 monset equ 162 enable1 equ 163 leset equ 164 l6chr equ 165 l6set equ 166 l7chr equ 167 l7set equ 168 * 169 * 170 * ErrorO codes 171 * 172 noanswer equ 173 nomark equ 174 wasreset equ	\$C080 iwm+0 iwm+1 iwm+2 iwm+3 iwm+4 iwm+5 iwm+6 iwm+7 iwm+6 iwm+7 iwm+7 iwm+19 iwm+10 iwm+11 iwm+11 iwm+11 iwm+11 iwm+15		C500: C500: 0BB8	207 SVMask1 equ 208 * 209 RC1 equ 210 RC2 equ 211 * 212 * 100 inclu	\$10 3000 5 de pc.bootspac	;Data Packs	and pack 3000 times (3 sec) get tried only 5 times

03 PC.BOOTSPACE	Boot Space			20-OCT-86 06:29 PAGE	. 9	04 PC.BOOI	!	Service Boot	Reque	st	20-OCT-86 06:29 PAGE 10
C500: 0060	2 TheOff	eau s	\$ 60	:On //c IWM in slot 6		C523:		2 *			
C500:	3 *	cyu 4	<i>400</i>	, on //c 100 11 510C 0		C523:	C523	3 Bootcode	em		
C500:		peginneth	that code wh	ich resideth in the boot	snace	C523:86 58		4	stx	slot	
C500:				th in slot the fifth.	opuso	C525:		5 *			
C500:	6 *					C525:A9 C5		6	lda	#\$C5	
C500: C500	7 C500org	equ '	*			C527:8D F8	07	7	sta	MSlot	
C500:	8 *	•				C52A:20 76	C5	8	jsr	reset	
C500:	9 * Auto H	Boot signa	ature bytes			C52D:		9 *			
C500:	10 * This	is also t	the boot (aut	o & PR#5) entry point.		C52D:A0 05		10	ldy	#5	;Copy a command table
C500:	11 *					C52F:B9 70		11 bcl	lda	boottab,y	
C500:A2 20	12		\$20			C532:99 42	00	12	sta	cmdcode, y	
C502:A2 00	13		\$00			C535:88		13	dey		
C504:A2 03	14	ldx 🕯	\$03			C536:10 F7	C52F	14	bpl	bc1	
C506:	15 *					C538:		15 *			
C506:C9 00	16		10	;Flag that this is a bo	ot	C538: C538:			the re	ead from block	zero
C508:B0 17 C521 C50A:	17 18 *	bcs E	BootC			C538:20 0A	<b>C</b> 5	17 * 18		Des DOCEstar	
C50A:		a the Dre	DOS normal e	stru saist		C538:20 0A		19	jsr bcs	ProDOSEntry bootfail	; If fail, check loc
C50A:	20 *	is the Fic	bos normal e	nery poinc		C53D:	CJJZ	20 *	DCS	DOOLIAII	, II Iall, check loc
C50A: C50A		try om *				C53D:AE 00	08	21	ldx	\$800	;If (\$800)<>1 this is no A// boot disk
C50A:	22 *	icij cyu				C540:CA		22	dex	4000	/II (0000) OI CHIS IS NO H// BOOC UISK
C50A:		so that	ProFLAG will	have the top bit set		C541:D0 OF	C552	23	bne	bootfail	
C50A:	24 *					C543:		24 *			
C50A:38	25	sec				C543:AE 01	08	25	ldx	\$801	; If \$801 is zero, no boot
C50B:B0 01 C50E	26	bcs *	+3	;Skip the clear		C546:F0 0A	C552	26	beg	bootfail	
C50D:	27 *					C548:		27 *			
C50D:		s the MLI	xface entry	point		C548:			looks	okay. Jump to	o the code with NO in X.
C50D:	29 *				50000 M	C548:		29 *			
C50D: C50D	30 MLIEntry			;Only use this label in	//c version	C548:A5 58		30	lda	Slot	
C50D:18	31	clc	***			C54A:0A C54B:0A		31	asl	a	
C50E:A2 05 C510:7E 73 04	32 33		\$05	-DDIAC(2) 1 / 6 DDOG		C546:0A		32 33	asl	a	
C513:18	33	ror P clc	roFLAG, x	;ProFLAG[7]=1 if ProDOS		C540:0A		33	asl asl	a a	
C514:	35 *	CIC		;This is not a boot ent:	ry I	C54E:AA		35	tax	a	
C514:		ve melot	and clear al	1 \$C800 POMe		C54F:4C 01	08	36	jmp	\$801	;Jump to it
C514:	37 *	NO MOIOC	and brear ar	I TOUD NOLD		C552:		37 *	JP	+•••	found to it
C514: C514	38 bootcase	5 eau *				C552:		38 * Do this	code	if the boot ca	an't be done.
C514:A2 C5	39		\$C5	;Load value for MSLOT		C552:		39 * If thi	s was	an autoboot ()	loc=\$CN00), continue the slot scan.
C516:8E F8 07	40	stx M	Slot			C552:		40 * If not	, drop	into basic at	ter issuing appropriate message
C519:A2 05	41		\$05			C552:		41 *			1
C51B:AD FF CF	42	lda C	learIOROMs	;Clear all \$C800 latches	s but ours	C552:A2 10		42 bootfail	ldx	<pre>#&gt;bmsglen-1</pre>	
C51E:	43 *					0554-DD 50	<b>a</b> r	11			
C51E:4C 97 C7	44		WP ROTO			C554:BD 5F		44 morchrs	lda	bootmsg, x	
C521: C521 C521:A2 05	45 BootC 46	oqu		Weed also such as		C557:9D DB C55A:CA	07	45 46	sta	bootscrn, x	
C523:	101		\$05 pc.boot	;Need slot number		C55B:10 F7	C554	47	dex bpl	morchrs	
0525.	101	INCIUME	pc.boot			C55D:80 FE		48 coma	bra	coma	;He's dead Jim.
								io come	214	bolind	, no b dold bim,
						C55F:C3 E8	E5 E3	50 bootmsg	asc	'Check	Disk Drive.'
						C570:	0011	51 bmsglen	equ	*-bootmsg	Conversion Discound Space
						C570:		52 *			
						C570:01 50	00 08	53 boottab	dfb	ReadCMD,\$50,0	,8,0,0 ;Read from 1st; blk0->\$801
						C576: C576:		54 * 55 *			
						C576:		The second second	utine	in called from	the lie react and it former -
						C576:					the //c reset code. it forces a ion 0 and 1 are being used by the
						C576:		58 * autosta			Tou a gur I are being used by the
								aucosta	- pco	F-21	

04 PC.BOOT	Service Boot Reque	st	20-OCT-86 06:29 PAGE 11	05 PC.PACKET S	end a CBus Packet 20-OCT-86 06:29 PAGE 12
C576: C576 C576:A2 08 C578: C578 C578:BD 83 C5 C578:95 02 C57D:CA	60 Reset         equ           61         ldx           62 rst1         equ           63         lda           64         sta           65         dex	* * rcode,x loc0+2,x		C883: C883: C883: C883: C883: C883:	4 ************************************
C57E:10 F8 C578 C580:4C 02 00	66 bpl 67 jmp	rst1 loc0+2		C883: C883: C883:	10 * 11 * REQ[2 5] *
C583: C583 C583:20 0D C5 C586:05 C587:09 00 C589:60	69 rcode equ 70 jsr 71 dfb 72 dw 73 rts	* MLIEntry InitCMD \$0009		C883: C883: C883: C883: C883: C883:	13 * /BSY1 3 4  * 14 * 15 * 1) Device signals ready for data * 16 * 2) Host signals data iminent * 17 * 3) Packet is transmitted (sync, command mark, *
C58A:01 00	75 cmdlist dfb	1,0	;One parm - the unit \$00	C883: C883: C883: C883: C883:	18 *       ids, contents, checksum [msb=1]}       *         19 *       4) Device signals packet recieved       *         20 *       5) Host finishes send data cycle       *         21 *       *
NEXT OBJECT C5F5: C5F5 C5F5:4C 52 C5 C5F8:4C 76 C5		\$C5F5 bootfail reset	;Jump to the boot failure message ;Reset vector	C883: C883: C883: C883: C883:	<pre>22 * The bytes are sent in slow mode (32 cycles/byte) * 23 * and the timing is critical. Branches which should * 24 * not cross page boundaries are marked. * 25 * 26 * Input: buffer (2 bytes) &lt;- ptr to data to send *</pre>
C5FB:00 C5FC:00 00 C5FE:BF C5FF:0A	106 dfb 107 dw 108 dfb 109 dfb	PCID2 0 PDIDByte >ProDOSEntry		C883: C883: C883: C883:	27 * bytecount (2) <- length (bytes) of data * 28 * packettype (1) <- command or data packet * 29 * CMDUnit (1) <- # of device to receive * 30 *
NEXT OBJECT C880: C880 C880:4C 4C CD		\$C880 Entry	;The //c bank switch jumps here	C883: C883: C883: C883:	31 *       Output: carry set- handshake error       *         32 *       clr- bytes sent       *         33 *       *       *         34 ************************************
C883: C883: C883:	114 inclu	ude pc.packet cyc	,,	C883: C883: C883 C883: C883: C883:	35 * 36 SendOnePack equ * 37 * 38 * Prep for the transmission
C883:	2 -			C883: C883:20 61 CB (6) C886:	39 * 40 jsr WritePrep ;Does a bunch of stuff 41 *
				C886: C886:20 7D CA (6) C889:A0 07 (2) C888:20 20 CC (6) C888: C88E:	<pre>42 * Enable PC chain. 43 * 44 jsr enablechain ;This sets X reg 45 ldy #iwmmode ;This is the mode value 46 jsr SetIWMode ;Don't mess unless we gotta 47 * 48 * Turn on the IWM</pre>
				C88E: C88E:BD 8B C0 (4) C891:BD 89 C0 (4) C894:	49 * 50 lda enable2,x ;Don't disturb //c internal drive 51 lda monset,x 52 *
				C894: C894: C894:A0 32 (2)	53 * Loop until the chain becomes unbusy 54 * 55 ldy #bsyto1 ;Each loop is 11 microseconds
				C896:BD 8E C0 (4) C899:30 07 C8A2(3) C89B:88 (2)	56 ubsyl lda 17clr,x ;Test if /BSY is hi or lo 57 bmi: chainunbsy ;If hi, bus is not busy 58 dev
				C89C:D0 F8 C896(3) C89E: C89E:38 (2)	59 bne ubsyl ;Keep trying 60 * 61 sec
				1	

05 PC.PACKET	Send	a CBus P	acket		20-OCT-86 06:	29 PAGE 13	05 PC.PACK	et :	Send a C	Bus Packe	et	20-OCT-86 06:29 PAGE 14
		2	jmp	sd10			C8E1:A0 FF	(2)		ldy		
C8A2: C8A2:		3 *	the b	we that data i	s coming and send	the sume but on	C8E3:A5 59 C8E5:	(3)	121	lda	tbodd	;Get the odd bytes msb's (A[7]=1)
C8A2:					2's separated by		C8E5:1E 8C	C0 (7)			l6clr,x	;Do a write handshake
C8A2:	6	6 * (11		00111111110011			C8E8:90 FB	C8E5 (3)		bco		
C8A2:		7 *					C8EA:9D 8D			sta		
C8A2: C8A2 C8A2:BD 81 C0		8 chainu 9	ndsy e lda	reqset,x	;Raise REQ		C8ED:C8 C8EE:B1 54	(2)		iny 1da		;Get the data byte
C8A5:		0 *	1.00	requeryx	, MILLOU MAY		C8F0:09 80	(2)	128	ora		;Flip on the hi bit
		1	ldy	<b>#</b> 5	;Sync plus packet	: begin	C8F2:C4 4C	(3)		cpy		;Are we done?
C8A7: C8A7:A9 FF		2 *	lda	ISFF	;Send out the 1st	huto sunc	C8F4:90 EF C8F6:	C8E5 (3)	130 131 *	blt	sobl	
		4	sta	17set,x	, being out the 15	. Dice plue	C8F6:				over the grou	ps of seven contents
C8AC:	7	5 *					C8F6:				y assume there	must be at least one group of 'em
C8AC:B9 D3 C9 C8AF:		6 ssb 7 *	lda	preamble, y			C8F6: C8F6:	C8F6	134 * 135 s			
C8AF:		8 *					C8F6:A5 4B	(3)		lda		;Check if there are groups to send
C8AF:1E 8C C0		9 ssd	asl	l6clr,x	;Wait 'til buffer	empty	C8F8:D0 03			bne		;=> At least one group
C8B2:90 FB C8AF		0 1 *	bcc	ssd			C8FA:4C 96 C8FD:	C9 (3)	138 139 *	jmŗ	datdone	;Skip to send checksum
C8B4: C8B4:9D 8D C0		2	sta	l6set,x			C8FD:	C8FD	140 s		+	
C8B7:88	(2) 8	3	dey				C8FD:EA	(2)		nor		;Waste 2 cycles
C8B8:10 F2 C8AC		4 5 *	bpl	ssb	;Back for more by	tes	C8FE:A0 00 C900:A5 41	(2)		ldy tart lda		
C8BA: C8BA:		-	over	the desination	TD		C902:9D 8D			sta		
C8BA:	8	7 *					C905:		145 *			
		8	lda	Unit	.Maha tha dawiga	TD	C905: C905:		146 * 147 *	Send fir	st byte	
		9	ora jsr	#\$80 sendbyte	;Make the device	ID	C905:A5 4D	(3)		lda	next1	
C8C1:	9	1 *					C907:09 80	(2)	149	ora	#\$80	
C8C1:		2 * Send 3 *	the s	ource ID (that	's us we're an	\$80)	C909:84 59 C90B:BC 8C	(3) C0 (4)		sty chel ldy		;Swap Y for short handshake ;Wait 'til buffer ready
C8C1: C8C1:20 4E CA		4	jsr	send80			C90E:10 FB			bpl		;wait til buller ready
C8C4:	. 9	5 *					C910:9D 8D	C0 (5)	153	sta	l6set,x	;Send the byte
C8C4: C8C4:		6 * Send 7 *	over	the packet typ	e (command or data	1)	C913:A4 59 C915:	(3)	154 155 *	ldy	temp	;Get back Y
		8	lda	Wpackettype			C915:				next "1st" by	te for next time
C8C6:20 50 CA	(6) 9	9	jsr	sendbyte			C915:		157 *			
C8C9: C8C9:		0 *	the N	williory Turo	byte (an \$80 from	this row PCL	C915:B1 56 C917:85 4D	(5) (3)		lda sta		
C8C9:		2 *	LIE A	uxiiiiary iype	byce (all out ito)	1 (113 164 16)	C919:0A	(2)		asl		
	(6) 10		jsr	send80			C91A:26 41	(5)		rol		;Store the top bit
C8CC: C8CC:		4 *	the e	tatus buto (pu	ll for us), and le	anoth hutor	C91C:C8 C91D:	(2)	162 163 *	iny		;Next byte
CBCC:		6 *	che a	cacus byce (nu	11 101 us;; and 10	ingen byces	C91D:			It's pos	sible that we'	re at a page boundary now. If so, bump the
	(6) 10		jsr	send80			C91D:				r part of the	pointer.
	(3) 10 (2) 10		lda ora	oddbytes #\$80			C91D: C91D:D0 05	C924(3)	166 * 167	bne	skipl	
	(6) 11		jsr	sendbyte			C91F:E6 57	(5)	168	inc	buffer2+1	
	(3) 11		lda	grp7ctr			C921:4C 26			jmp		
	(2) 11 (6) 11		ora jsr	#\$80 sendbyte			C924:48 C925:68	(3) (4)		kipl pha pla		;Equalize the cases
C8DD:	11	4 *		-			C926:	(1)	172 *	-		
C8DD:			send t	he "oddbytes"	part of the packet	contents	C926:					ditional 8 cycles for margin reasons
C8DD: C8DD:A5 4C	(3) 11	6 * 7	lda	oddbytes	;Get # of "odd" h	ovtes	C926: C926:		174 *		gorra get the	topbits MSB set somehow
C8DF:F0 15 C8F6	(3) 11	8	beq	sob2	;Skip if no odd h		C926:	C926	176 s	kip2 equ		
C8E1:	11	9*					C926:A9 02	(2)	177	lda	#%00000010	;Flip what will be MSB
							•					

05 PC.PACKET	Send a CBus Packet	20-OCT-86 06:29 PAGE 15	05 PC.PACKET S	end a CBus Packet	20-OCT-86 06:29 PAGE 16
C928:05 41 C92A:85 41 C92C: C92C:	<ul> <li>(3) 178 ora topbits</li> <li>(3) 179 sta topbits</li> <li>180 *</li> <li>181 * Send the second byte</li> </ul>		C971: C971: C971:A5 52 (3) C973:09 80 (2)	239 ora #\$80	
C92C: C92C:A5 4E C92E:09 80 C930:9D 8D C0	182 * (3) 183 1da next2 (2) 184 ora #\$80 (5) 185 sta 16set,x (5) 186 bit (bit for a bit for	;Send the byte	C975:9D 8D C0 (5) C978:B1 56 (5) C978:85 52 (3) C97C:0A (2) C97D:26 41 (5)	241 lda (buffer2), 242 sta next6 243 asl a	;Send the byte ;Store the top bit
C933:B1 56 C935:85 &E C937:0A C938:26 41	(5)     186     lda (buffer2),y       (3)     187     sta next2       (2)     188     asl a       (5)     189     rol topbits	;Store the top bit	C97F:C8 (2) C980: C980:	245 iny 246 * 247 * Send the last byte of	;Next byte
C93A:C8 C93B: C93B: C93B:	(2) 190 iny 191 * 192 * Send the third byte 193 *	;Next byte	C980: C980:A5 53 (3) C982:09 80 (2) C984:9D 8D C0 (5)	250 ora #\$80	;Send the byte
C93B:A5 #F C93D:09 E0 C93F:9D ED C0 C93F:91 56	(3)     194     lda     next3       (2)     195     ora     #\$80       (5)     196     sta     l6set,x       (5)     197     lda     (buffer2),y	;Send the byte	C987:B1 56 (5) C989:85 53 (3) C98B:0A (2) C98C:26 41 (5)	252 lda (buffer2), 253 sta next7 254 asl a	Store the top bit
C944:85 #F C946:0A C947:26 #1	(3)         198         stanext3           (2)         199         asla           (5)         200         rol topbits	;Store the top bit	C98E:C8 (2) C98F: C98F:	256 iny 257 * 258 * Now see if we have set	;Next byte
C949:C8 C94A: C94A: C94A:	(2) 201 iny 202 * 203 * Send the fourth byte 204 *	;Next byte	C98F: C98F:C6 4B (5) C991:F0 03 C996(3) C993:	261 beq datdone 262 *	
C94A:A5 50 C94C:09 80 C94E:9D 8D C0 C951:B1 56	(3)         205         lda         next4           (2)         206         ora         #\$80           (5)         207         sta         l6set, x           (5)         208         lda         (buffer2), y	;Send the byte	C993: C993: C993:4C 00 C9 (3) C996:	264 *	more. Note it's t∞ far for a branch.
C953:85 50 C955:0A C956:26 41 C958:C8	(3) 209 sta next4 (2) 210 asl a (5) 211 rol topbits	;Store the top bit ;Next byte	C996: C996: C996: C996 C996:A5 40 (3)	267 * Whew! Now send the dam 268 * 269 datdone equ *	n checksum as two FM bytes ;c7 c6 c5 c4 c3 c2 c1 c0
C959: C959: C959:	215 * cross, bump the buffer	es, we will cross pages here. If we did pointer. If not, equalize the cases with	C998:09 AA (2) C99A:BC 8C C0 (4) C99D:10 FB C99A(3)	271 ora #\$AA 272 scm1 ldy l6clr,x 273 bpl scm1	; 1 c6 1 c4 1 c2 1 c0 ;Handshake this byte
C959: C959: C959:D0 B5 E99 C95B:E6 57	216 * seven cycles of time w 217 * 50(3) 218 bne skip3 (5) 219 inc buffer2fi	asting.	C99F:9D 8D C0 (5) C9A2: C9A2:A5 40 (3) C9A4:4A (2)	275 * 276 lda checksum	;These are even bits ;C7 c6 c5 c4 c3 c2 c1 c0 ; 0 c7 c6 c5 c4 c3 c2 c1
C95D:4C \$2 C9 C960:48 C961:68 C962: £9	(3) 220 jmp skip4 (3) 221 skip3 pha (4) 222 pla 52 223 skip4 egu *		C9A5:09 AA (2) C9A7:20 50 CA (6) C9AA: C9AA:		; 1 c7 1 c5 1 c3 1 c1
C962: C962: C962: C962: C962:A5 \$1	224 * 225 * Send the fifth byte 226 * (3) 227 1da next5		C9AA: C9AA:A9 C8 (2) C9AC:20 50 CA (6) C9AF:	282 * 283 lda #packetend	
C964:09 BO C966:9D BD C0 C969:B1 56	(2) 228 ora #\$80 (5) 229 sta l6set,x (5) 230 lda (buffer2%,y	;Send the byte	C9AF: C9AF: C9AF:BD 8C C0 (4)	286 * Wait until write unde 287 * 288 sd7 lda l6clr,x	flow
C96B:85 51 C96D:0A C96E:26 \$1 C970:C8	(3) 231 sta next5 (2) 232 asl a (5) 233 rol topbits (2) 234 iny	;Store the top bit ;Next byte	C9B2:29 40 (2) C9B4:D0 F9 C9AF(3) C9B6: C9B6:9D 8D C0 (5)	290 bne sd7 291 * 292 sta l6set,x	;Still writing data ;Back to sense mode (dummy write)
C971:	235 *		C9B9:	293 *	

20-OCT-86 06:29 PAGE 17 05 PC.PACKET Send a CBus Packet 294 \* Now wait until the drive acknowledges reciept of the C9B9: 295 \* string or until timeout C9B9: C9B9: 296 \* (2) 297 ;Load timeout to see bsy low ldy #bsyto2 C9B9:A0 OA ;A little closer to an error C9BB:88 (2) 298 patch1 dev ;There's still time C9BC:D0 08 C9C6(3) 299 bne sd9 C9BE: 300 \* 301 \* Too much time has elapsed. Drive didn't get string. C9BE: 302 \* C9BE: ;Report error in comm error byte lda #noanswer C9BE:A9 01 (2) 303 C9C0 304 dberror equ C9C0: \* C9C0:20 97 CA (6) 305 jsr Set XN0 ;For dberror entry (2) 306 sec ;Signal a problem C9C3:38 C9C4:B0 06 C9CC(3) 307 sd10 bcs C9C6: 308 \* C9C6: 309 \* See if drive has acknowledged the bytes yet 310 \* C9C6: ;Wait 'til /BSY lo C9C6:BD 8E C0 (4) 311 sd9 lda 17clr,x 312 bmi patchl C9C9:30 F0 C9BB(3) C9CB: 313 \* C9CB: 314 \* Finish the sequence 315 \* C9CB: C9CB:18 (2) 316 :This is a normal exit clc ;Set REQ lo C9CC:BD 80 C0 (4) 317 sd10 lda regclr, x lda 16clr,x ;Back into read mode C9CF:BD 8C CO (4) 318 C9D2: 319 \* C9D2: 320 \* Pull back the bytecount in all cases 321 \* C9D2: C9D2:60 (6) 322 rts 323 \* C9D3: C9D3: 324 \* C9D3: 325 \* This table, when sent in reverse order, provides a C9D3: 326 \* sync pattern used to synchronize the drive IWM with 327 \* the data stream. The first byte (last sent) is the C9D3: C9D3: 328 \* packet begin mark. 329 \* C9D3: C9D3:C3 330 preamble dfb packetbeg 331 synctab dfb \$FF, \$FC, \$F3, \$CF, \$3F C9D4:FF FC F3 CF C9D9: 332 \* 333 \* C9D9:

05 PC.PACKET	Se	nd a	CBus Packet		20-OCT-86	06:29 PAGE 18
C9D9:		335	*			
C9D9:		336	* These rout	ines are	for wasting specif	ic amounts of time
C9D9:		337	* This code	segment	should not cross p	age boundaries.
C9D9:		338	*			
C9D9:20 DE C	9 (6)	339	waste32 jsr	wastel4		
C9DC:EA	(2)	340	wastel8 nop			
C9DD:EA	(2)	341	wastel6 nop			
C9DE:EA	(2)	342	wastel4 nop			
C9DF:60	(6)	343	wastel2 rts			
C9E0:		344	*			
C9E0:		345	*			
C9E0:	C9E0	346	markerr equ	*		
C9E0:4C C0 C	9 (3)	347	jmp	dberror		

5 PC.PACKET Re	ceive a CBus Packet 20-OCT-86 06:29 PAGE 19	05 PC.PACKET R	eceive a CBus Pac	ket	20-OCT-86 06:29 PAGE 20
9E3:	349 **********************	C9FD:	407 * Wait for	a byte from Li	ron or timeout
9E3:	350 *	C9FD:	408 *		
9E3:	351 * ReceivePack Get a packet from bus resident *	C9FD:A0 1E (2)		#statmto	;Max bytes 'til stat mark
9E3:	352 *	C9FF:BD 8C C0 (4)		l6clr,x	ANALY 1112 ALL 102 10 MIL
9E3:	353 * *	CA02:10 FB C9FF(3)	411 bpl	rdh2	;*** No Page Cross ***
9E3:	354 * REQ 2 5 4	CA04:88 (2)	412 dey		
9E3:	355 *	CA05:30 D9 C9E0(3)	413 bmi	markerr	;Didn't find a packet in time
9E3:	356 * /BSY 11 3 41 *	CA07:	414 *		
	357 * •	CA07:	415 * Is it the	beginning of	the packet?
9E3:	358 * 1) Drive signals ready to send packet *	CA07:	416 *		F
9E3:	338 " 1) Drive signals ready to send packet	CA07:C9 C3 (2)		#packetbeg	;Find the packet begin mark
9E3:	359 * 2) Eost signals ready to recieve data *	CA09:D0 F4 C9FF(3)		rdh2	;Back again - no timeout for no
:9E3 :	360 * 3) Packet is transmitted (sync, mark, IDs, data, *		419 *	Tunz	, back again no cimeout for ne
9E3:	361 * checksum [msb=1]) *	CAOB:		un the table	with this stuff
:9E3:	362 * 4) Drive signals packet dispatched	CAOB:		up the table	with this stull
9E3:	363 * 5) Host acknowledges reciept of packet	CAOB:	421 *	*	
9E3:	364 *	CAOB: CAOB	422 rdh5 equ		
9E3:	365 * The bytes are sent in slow mode (32 cycles/byte) *	CAOB:	423 *		<b>a b b c b b c</b>
9E3:	366 * and the timing is critical. Branches which should *	CA0B:A0 06 (2)	424 ldy	#6	;Seven bytes of overhead
9E3:	367 * not cross page boundaries are marked. *	CA0D:BD 8C C0 (4)	425 rdh3 lda	l6clr,x	; If byte ready, grab it
9E3:	368 * *	CA10:10 FB CA0D(3)	426 bpl	rdh3	;*** No Page Cross ***
9E3:	369 * Input: buffer <- address where packet guts left *	CA12:29 7F (2)	427 and	#%01111111	.;Strip start bit
9E3:	370 *	CA14:99 4B 00 (5)	428 sta	rcvbuf,y	
9E3:	371 * Output: carry set- handshake error *	CA17:49 80 (2)	429 eor	#\$80	;Pop MSB back on for checksum
:9E3:	372 * clr- bytes recieved *	CA19:45 40 (3)	430 eor	checksum	
:9E3:	373 * A <- error0 if carry set *	CA1B:85 40 (3)	431 sta	checksum	
	374 * *	CA1D:88 (2)	432 dev		
:9E3:	375 ************************************	CA1E:10 ED CAOD(3)		rdh3	
:9E3:	376 *	CA20:	434 *		
:9E3:		CA20:		s of seven buf	fer pointer buffer2
:9E3: C9E3	377 grabstatus egu *	CA20:	436 *	o or beren bur	tor pointor seriors
:9E3: C9E3	378 ReceivePack equ *	CA20:A5 4C (3)		oddbytes	
:9E3:	379 *	CA22:F0 27 CA4B(3)		start2	;Skip alteration if no oddbytes
:9E3:	380 * Init the checksum	CA24:18 (2)	439 clc	Startz	, skip alteration if no baas jee
:9E3:	381 *			buffer	
:9E3:A9 00 (2)	382 lda #\$00	CA25:65 54 (3) CA27:85 56 (3)		buffer2	
:9E5:85 40 (3)	383 sta checksum		441 Sta 442 Ida	buffer+1	
:9E7:	384 *	CA29:A5 55 (3)		#0	
:9E7:	385 * Copy over buffer -> buffer2	CA2B:69 00 (2)			
:9E7:	386 *	CA2D:85 57 (3)		buffer2+1	
:9E7:A5 54 (3)	387 lda buffer	CA2F:	445 *	**	
C9E9:85 56 (3)	388 sta buffer2		446 ldy	#0	
(3) SEB:A5 55	389 lda buffer+1	CA31:	447 *		
9ED:85 57 (3)	390 sta buffer2+1	CA31:	448 * Now recei	we the odd byt	es
OEF:	391 *	CA31:	449 *		
9EF:	392 * Set up the indirect pointer for jump to 2nd part of code	CA31:BD 8C C0 (4)			;Read in the odd bytes topbits
9EF:	393 *	CA34:10 FB CA31(3)	451 bpl	start0	
SPEF:20 7D CA (6)	394 jsr enablechain ;Set X register to \$NO	CA36:0A (2)	452 asl	a	;Pop off the start bit
29F2:	395 *	CA37:85 41 (3)	453 sta	topbits	
C9F2:BD 8D C0 (4)	396 lda l6set,x ;Prep for sense mode	CA39: CA39	454 start1 equ	*	
:9F5:	397 *	CA39:BD 8C C0 (4)	455 lda	l6clr,x	;Get an odd byte
.9F5:	398 * Now wait for BSY to go hi, signalling 'ready w/ status'	CA3C:10 FB CA39(3)	456 bpl	start1	a action -
	399 *	CA3E:06 41 (5)	457 asl	topbits	;Get an MSB
C9F5:		CA40:B0 02 CA44(3)	458 bcs	gob1	; If MSB set, leave start bit
C9F5:BD 8E C0 (4)		CA42:49 80 (2)	459 eor	#\$80	;MSB clear- flip start bit
C9F8:10 FB C9F5(3)	401 bpl rdh1 ;Wait til a high	CA42:49 60 (2) CA44:91 54 (6)		(buffer),y	;Squirrel it away
C9FA:	402 *			(Durrer), A	Next spot
C9FA:	403 * Signal Liron we're ready to recieve	CA46:C8 (2)		addbutag	;Next spot ;Are we done?
	404 *	CA47:C4 4C (3)	462 cpy	oddbytes	
C9FA:			1/3 1.11		TE more branch
	405 lda reqset, x ;Raise /REQ 406 *	CA49:90 EE CA39(3) CA4B:	463 blt 464 *	start1	; If more, branch

05 PC.PACKET Re	eceive a CBus Pac)	tet	20-0CT-86 06:29	PAGE 21	05 PC.I	ACKET	Red	ceive a CBus Pack	et	20-OCT-86 06	:29 PAGE 22
CA4B:         CA4B           CA4B:4C 73 CC (3)         CA4E:           CA4E:         CA4E           CA50:         CA50           CA53:10 FB         CA50(3)           CA53:10 FB         CA50(3)           CA54:45 40         (3)           CA50:60         (6)           CA5D:         CA5D:           CA5D:         CA5D:	465 start2 equ 466 jmp 467 * 468 Send80 equ 469 lda 470 SendByte equ 471 ldy 472 bpl 473 sta 474 eor 475 sta 474 eor 475 sta 476 rts 477 * 478 * 479 *	* \$\$80 * \$\$80 * 16clr,x SendByte 16set,x checksum checksum			CAA2:00 CAAA:80 CAB2:80 CAB2:80 CABA:80 CAC2:80 CAC2:80	0       80       80       80         0       00       00       00         0       80       80       80         80       80       80       80         80       80       80       80         80       00       00       90         80       80       80       90         80       00       00       90         90       80       00       90         90       80       90       90	(6)	525 *		,\$80,\$80,\$80,\$ ,0,0,0,0 ,0,0,0,0 ,\$80,0,0 ,\$80,0,0 ,0,\$80,0	table should not 80
CA5D: CA5D CA5D:20 87 CA (6)	481 resetchain e 482 jsr	clrPhases									
CA60:BD 81 C0 (4) CA63:BD 85 C0 (4) CA66:A0 50 (2) CA68:20 70 CA (6)	483 lda 484 lda 485 ldy 486 jsr	reqset,x ca2set,x #80 YMSWait	;Hard reset for 80	NS							
CA6B: CA6B:20 87 CA (6)	487 * 488 jsr	ClrPhases									
CA6E: CA6E:A0 0A (2)	489 * 490 ldy	#10	;About 10 mS reset	time!	ц. 						
CA70: CA70: CA70 CA70:20 77 CA (6) CA73:88 (2)	491 * 492 YMSWait equ 493 jsr 494 dey	* OneMS									
CA74:D0 FA CA70(3) CA76:60 (6) CA77:	495 bne 496 rts 497 *	YMSWait									
CA77: CA77 CA77:A2 C8 (2)	498 OneMS equ 499 ldx	* #200									
CA79:CA (2)	500 onems1 dex										
CA7A:D0 FD CA79(3) CA7C:60 (6) CA7D: CA7D:	501 bne 502 rts 503 * 504 *	onemsl									
CA7D: CA7D	505 enablechain 506 jsr	equ * SetXNO									
CA7D:20 97 CA (6) CA80:BD 83 CO (4)	507 Ída	calset, x									
CA83:BD 87 C0 (4) CA86:60 (6) CA87:	508 1da 509 rts 510 *	lstrbset,x									
CA87:	511 * 512 ClrPhases eq										
CA87: CA87 CA87:20 97 CA (6)	513 jsr	Set XN0									
CA8A:BD 80 C0 (4) CA8D:BD 82 C0 (4)	514 lda 515 lda	reqclr,x calclr,x									
CA90:BD 84 C0 (4) CA93:BD 86 C0 (4)	516 lda 517 lda	ca2clr,x lstrbclr,x									
CA96:60 (6) CA97:	518 rts 519 *										
CA97: CA97: CA97	520 * 521 SetXNO equ	*									
CA97:A2 60 (2)	522 ldx	#\$60									

05 PC.	PACKET F	Receive	a CBus Pack	et	20-OCT-86 06:29 PAGE 23	05 PC.PACKET	Re	eceive a CBu	is Pacl	et	20-OCT-86	06:29 PAGE 24	
D CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA: CADA:	CADA 9 05 (2) 0 00 (2) 0 00 (2) 0 0 FD CA (6) 0 98 CF (AR) 0 98 CF (AR) 0 FD CA (6) 0 FD CA (6) 0 FD CA (6) 0 FA CAE8 (3) 9 80 (2) 0 98 CF (6) 0 FA CAE8 (3) 9 80 (2) 0 98 CF (6) D F8 06 (4) 5 4D (3) 0 F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 05 (7) 1 00 (F8 06 (4) 5 4D (3) 7 7 (4) 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	540 * S 541 * S 542 543 544 545 544 549 * 548 549 * 552 55 556 557 * 558 559 560 561 * 553 555 556 567 Å 569 566 * Å 565 566 * Å 565 566 * Å 565 566 * Å 569 570 571 * * 575 576 577 578 579 580 * * 588 589 570 581 * 588 589 580 * 588 589 590 591 592 593	endData equ lda ldy jsr bcc lda jsr doubt equ rts endPack equ jsr lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda lda sta lda sta lda sta lda lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta lda sta sta lda sta sta sta sta sta sta sta sta sta	* * * * * * * * * *	;Try to send a pack ;This is a communications failure ;Reset to try again ;Get back the packetlength ;Retry count (big!)	CB32:A9 05 CB34:99 F3 04 CB37: CB37:20 E3 C5 CB3A:90 07 CB3C:A0 01 CB3E:20 70 CA CB41:20 C0 C5 CB44:A6 58 CB46:DE F3 04 CB49:D0 EC	(2) CB37 (6) CB4B (3) (2) (4) (6) (6) (3) (7)	598	lda sta equ jsr bcc ldy jsr ldx dec bne	<pre>#&gt;RC2 Retry.y * ReceivePack rpout #1 YMSWait dberror Slot Retry.x rpk1 *</pre>		shake and set carr	у
CB30: CB30: CB30:A4	CB30 1 58 (3)	595 * 596 Re 597	ecPack equ ldy										

05 PC.PACKET Di	vide by	7 routine		20-0CT-86	06:29 PAGE 25	1
CB4C:	614 ***	*********	*********	***********	*****	***
CB4C:	615 *					*
CB4C:	616 *	Divide7		Do DIV and MC	0 7 and set auxptr	*
CB4C:	617 *					*
CB4C:	618 *	This routi	ne divides	the bytecount	by seven. The	*
CB4C:	619 *	quotient gi	ves the num	ber of groups	of seven bytes to	*
CB4C:	620 *	be sent, an	d the remain	nder gives the	number of "odd"	*
CB4C:	621 *	bytes.				*
CB4C:	622 *					*
CB4C:	623 *	Input: by	tecountl,h	<- # of bytes	to write	*
CB4C:	624 *	bu	ffer	<- pointer to	data	*
CB4C:		Output: au			speed up csumming	*
CB4C:	626 *	od	dbytes	<- bytecount M	IOD 7	*
CB4C:	627 *	gr	p7ctr	<- bytecount D	IV 7	*
CB4C:	628 *					*
CB4C:		*********	********	* * * * * * * * * * * * * * *	*****	***
CB4C:	630 *					
CB4C:00 24 49		v7tab dfb 0				
CB4F:00 04 01		d7tab dfb 0				
CB52:00 01 02 04			,1,2,4,9,18			
CB58:00 01 02 04		7tab dfb 0	,1,2,4,1,2			
CB5E:	635 *					
CB5E:00 7F FF		ptrinc dfb	0, \$7F, \$FF			
CB61:	637 *					
CB61: CB61		tePrep equ				
CB61: CB61		ide7 equ *				
CB61:	640 *				< but a sound < 6000	· 1
CB61: CB61:	642 *		r <- buffer		< bytecount < \$200	′ I
CB61:	643 *	or auxpu	I <- Duiller	+\$100 if \$1FF	< bytecount	
CB61:A6 4E (3)	644	ldx b	vtecounth	;0, 1 or 2		
CB63:F0 17 CB7C(3)	645		oauxptr		only for full page	e l
CB65:	646 *	beq	oauxper	, hanger used	only for full page	
CB65:A5 55 (3)	647	lda b	uffer+1			
CB67:85 57 (3)	648		uxptr+1	:Copy over h	i order part	
CB69:	649 *					
CB69:A9 80 (2)	650	lda #	\$80	;Anticipate	smaller bytecount	
CB6B:E0 01 (2)	651	cpx #	1	;Check bytec		
CB6D:F0 04 CB73(3)	652	beg s	ap1	;=> \$0FF < b	vtecount < \$200	
CB6F:	653 *					
CB6F:E6 57 (5)	654	inc a	uxptr+1		bytecount instead	
CB71:A9 00 (2)	655	lda 🕴	0	;Make sure 1	o order unaltered	
CB73:18 (2)	656 sap					
CB74:65 54 (3)	657		uffer			
CB76:85 56 (3)	658		uxptr			
CB78:90 02 CB7C(3)	659		oauxptr	;skip if no		
CB7A:E6 57 (5)	660	inc a	uxptr+1	;don't forge	tme	
CB7C:	661 *					
CB7C:				rder guess for	DIV and MOD. X st	ill has
CB7C:		bytecount D	10 256.			
CB7C:	664 *					
CB7C: CB7C		uxptr equ *				
CB7C:BD 4C CB (4)	666		div7tab,x			
CB7F:85 4B (3)	667		rp7ctr			
CB81:BD 4F CB (4)	668		mod7tab, x			
CB84:85 4C (3)	669	sta o	ddbytes			
CB86: CB86:	670 *	t ai bhe we	he mode and	dive for each	of the five hi ord	lor
	071 - N		no mous anu	ULTO IVI EdCI	or the tree in OIC	

05 PC.PACKET D	ivide by 7 routine	20-OCT-86 06:29 PAGE 26
CB86: CB86: CB86:	672 * bits in the 673 * bigger than 674 *	e lo order bytecount, correcting each time MOD becomes n 6.
CB86:A2 05 (2)		5 :Do for five bits
CB88:A5 4D (3)		bytecount1
CB8A:85 59 (3)		temp ;Store lo order for shifting
CB8C:29 07 (2)		\$00000111 :Save to three for later
CB8E:A8 (2)	679 tay	
CB8F:	680 *	
CB8F: CB8F	681 divide3 equ *	•
CB8F:06 59 (5)		temp ;C <- next from bytecountl
CB91:90 15 CBA8(3)		livide2 ; If clear, no effect on DIV, MOD
CB93:BD 58 CB (4)		nod7tab,x ;Get MOD7 for 2^n
CB96: CB96	685 divide4 equ *	
CB96:18 (2)	686 clc	
CB97:65 4C (3)	687 adc o	oddbytes ;Got new MOD value
CB99:C9 07 (2)	688 cmp	7 ;Is it too big?
CB9B:90 02 CB9F(3)	689 blt d	livide1 ;=> NO leave MOD - 0->C
CB9D:E9 07 (2)	690 sbc #	17 ;Bring MOD under 7 - C still set
CB9F: CB9F	691 dividel equ *	
CB9F:85 4C (3)	692 sta o	oddbytes
CBA1:BD 52 CB (4)	693 lda d	liv7tab,x ;Get DIV for this 2^n
CBA4:65 4B (3)	694 adc g	rp7ctr ;Add to DIV along with correction (C)
CBA6:85 4B (3)		prp7ctr ;Update the DIV
CBA8: CBA8	696 divide2 equ *	
CBA8:CA (2)	697 dex	;One less bit to deal with
CBA9:30 06 CBB1(3)		livide5 ;Escape after 6 times through loop
CBAB:DO E2 CB8F(3)		livide3 ;Take brnch 1st 5 loops
CBAD:	700 *	
CBAD:98 (2)	701 tya	;Get back the last three bits
CBAE:4C 96 CB (3)		livide4 ;Sixth pass add in remains
CBB1:	703 *	
CBB1: CBB1	704 divide5 equ *	N N
CBB1:	705 *	
CBB1:	706 *	

05 PC.PACKET Checksu	um Prepass	20-OCT-86 06:29 PAGE 27	05 PC.PACKET	T Get topbits byte for odds 20-OCT-86 06:29 PAGE 28	ł
700		************	CBE2:	766 ***********************************	***
		*	CBE2:	767 *	*
00011	* PreCheck	Does the checksumming prepass *	CBE2:	768 * DetTopBits Get topbits for odd bytes	*
		boes the thetrouming propage	CBE2:	769 *	*
CBB1: 711		<- bytes in buffer *	CBE2:	770 * Also sets buffer2 pointer to pointer at groups of	E *
CBB1: 712		<- pointer to data to send *	CBE2:	771 * seven bytes.	*
CBB1: 713		<- extra pointer to speed process *	CBE2:	772 *	*
CBB1: 714		<- 8 bit XOR of data to be sent *		773 * Input: oddbytes <- # of "odd" bytes	*
CBB1: 715		<- 8 DIL AUR DI GALA LO DE SENC	CBE2: CBE2:	774 * buffer <- pointer to data	*
CBB1: 716	*	*****	CBE2:	775 * Output: tbodd <- topbits for odd bytes	*
			CBE2:	776 * buffer2 <- buffer+oddbytes	*
CBB1: 718			CBE2:	777 *	*
	PreCheck equ *			778 ***********************************	***
CBB1: 720			CBE2:	779 *	
	* Checksum any full pages		CBE2: CBE2:	CBE2 780 DetTopBits equ *	
CBB1: 722			CBE2:	781 *	
CBB1:A5 55 (3) 723		Breesewa buffer pointer	CBE2:A4 4C	(3) 782 ldy oddbytes	
CBB3:48 (3) 724		;Preserve buffer pointer		(2) 783 dey	
CBB4:A9 00 (2) 725			CBE4:88		
CBB6:A6 4E (3) 726		To an analyte sease which this	CBE5:A9 00		
CBB8:F0 16 CBD0(3) 727		;If no complete pages, skip this	CBE7:85 59	(3) 785 sta tbodd 786 *	
	xor2 equ *	at any of but a cash at a	CBE9:		
CBBA:BC 5E CB (4) 729		;Get number of bytes each ptr	CBE9:B1 54	(5) 787 gtbob lda (buffer),y (2) 788 asl a	
	xorl equ *		CBEB:0A	(5) 789 ror tbodd	
CBBD:51 54 (5) 731			CBEC:66 59		
CBBF:51 56 (5) 732		<b>0</b> 1	CBEE:88		
CBC1:88 (2) 733		;One less	CBEF:10 F8		
CBC2:D0 F9 CBBD(3) 734			CBF1:38 CBF2:66 59	(2) 792 sec (5) 793 ror tbodd	
CBC4:51 54 (5) 735		How to doal with A man		794 *	
CBC6:51 56 (5) 736		;Have to deal with 0 case	CBF4: CBF4:A5 4C	(3) 795 lda oddbytes	
CBC8: 737		for part contion	CBF6:18	(2) 796 clc	
	* Now move the buffer up	TOT NEXT SECTION	CBF7:65 54	(3) 797 adc buffer	
CBC8: 739			CBF9:85 56	(3) 798 sta buffer2	
CBC8:E0 01 (2) 740		; If 256 and up bytes, bump x1	CBFB:A5 55	(3) 799 1da buffer+1	
CBCA:F0 02 CBCE(3) 741 CBCC:E6 55 (5) 742		; otherwise x2	CBFD:69 00	(2) 800 adc #0	
	xor5 inc buffer+1	, Otherwise AL	CBFF:85 57	(3) 801 sta buffer2+1	
			CC01:	802 *	
	lastpass equ *		CC01:	803 *	
CBD0: CBD0 745 CBD0: 746					
CBD0: 747	* Do the remaining less t	han a page with a single pointer			
CBD0: 748	*	nan a page nam a sangar presi			
CBD0:A4 4D (3) 749					
CBD2:F0 09 CBDD(3) 750					
CBD4:51 54 (5) 751		:Compensate for nth byte	8		
	xor3 eor (buffer), y	,			
CBD8:88 (2) 753					
CBD9:D0 FB CBD6(3) 754					
CBDB:51 54 (5) 755		;Last damn (Oth) byte			
CBDD: 756					
	* Store result away. Ret	rieve old buffer value.			
CBDD: 758		B III DOUBLENDER UND STUDIERUNG DOUBLENDER DOUBLENDER UND STUDIERUNG DOUBLENDER br>DOUBLENDER DOUBLENDER DOUBLEND DOUBLENDER DOUBLENDER DO UND DOUBLENDER			
	xor4 equ *		1		
CBDD:85 40 (3) 760					
CBDF:68 (4) 761					
CBE0:85 55 (3) 762					
CBE2: 763					
CBE2: 764					
			1		

05 PC.PACKET	Prime write pump	20-OCT-86 06:29 PAGE 29	05 PC.PACKET Set	t the IWM mode reg	20-OCT-86 06:29 PAGE 30
CC01:	905 **********	**********	CC20:	849 *	
CC01:	806 *	•	CC20:	850 * X is slot*16, Y is the	desired mode
CC01:	807 * Sun	Set up next buffer and topbits *	CC20:	851 *	
CC01:	808 *	*	CC20:	852 * Set up the IWM mode reg	ister. Extreme care should be taken
CC01:	809 * Primes	the pipe for the group of seven bytes routine *	CC20:	853 * here. Setting the mode	byte with indexed stores causes a
CC01:	810 * setting	the topbits byte and the "next" buffer. *	CC20:	854 * false byte to be writt	en a cycle before the real value is
CC01:	811 * The rout	tine also advances the buffer pointer by 7 to *	CC20:		alue, if it enables the timer, causes
CC01:	812 * prepare	for the groups of seven transfer. *	CC20:		he motor on, inhibiting the setting
CC01:	813 *	•	CC20:	857 * of the mode until the	motor times out! We avoid this by
CC01:	814 * Input:	: buffer2 <- points to groups of 7 data *	CC20:		only when it is not what we want, and if
CC01:		t: next1,7 <- first 7 bytes in buffer *	CC20:		until we see that it is what we want.
CC01:	816 *	topbits <- MSBs of first 7 bytes *	CC20:	860 *	
CC01:	817 *		CC20: CC20	861 SetIWMode equ *	;Motor must be off
CC01:		********		862 lda monclr,x 863 lda l6set,x	Set up to access mode register
CC01:	819 *	· · ·	CC23:BD 8D C0 (4) CC26:4C 2D CC (3)	864 jmp careful	;Don't mess unless we gotta
CC01: CC01		•	CC26:4C 2D CC (3) CC29:98 (2)	865 biz tva	, bon c meas unress we gotta
CC01:	821 *	-t but a into the minoline	CC2A:9D 8F C0 (5)	866 sta 17set,x	Try storing the mode value
CC01:		st seven bytes into the pipeline	CC2D: CC2D	867 careful equ *	, ii j scoring the mode faite
CC01:	823 *	14	CC2D:98 (2)	868 tya	:Get back the target value
CC01:A0 06	(2) 824 ldy (2) 825 sun2 sec		CC2E:5D 8E C0 (4)	869 eor 17clr,x	;Compare with observed value
CC03:38			CC31:29 1F (2)	870 and #\$1F	;Can only read low 5 bits
CC04:B1 56 CC06:99 4D 00	(5) 826 lda (5) 827 sta			871 bne biz	; If not right, back to try again
CC09:30 01 CC00				872 rts	
CC0B:18	(2) 829 clc		CC36:	873 *	
CC0C:66 41	(5) 830 sun1 ror		CC36:	874 *	
CCOE:88	(2) 831 dey		CC36: CC36	875 WaitIWMOff equ *	
CCOF:10 F2 CCOS			CC36:	876 *	
CC11:38	(2) 833 sec		CC36:		nd mode and wait 'til Disk // motor is off
CC12:66 41	(5) 834 ror	topbits	CC36:	878 *	
CC14:	835 *		CC36:20 97 CA (6)	879 jsr SetXNO	;Set X
CC14:	836 * Advance	the pointer	CC39:BD 8E C0 (4)	880 lda 17clr,x	
CC14:	837 *		CC3C:BD 8D C0 (4)	881 lda l6set,x 882 wiwm1 emu *	
CC14:A5 56	(3) 838 lda		CC3F: CC3F	OOT WINNIT COL	
CC16:18	(2) 839 clc		CC3F:BD 8E C0 (4)	883 1da 17clr,x 884 and #%00100000	
CC17:69 07	(2) 840 adc		CC42:29 20 (2)	884 and #%00100000 885 bne wiwml	
CC19:85 56	(3) 841 sta		CC44:D0 F9 CC3F(3) CC46:BD 8C C0 (4)	886 lda l6clr,x	
	F(3) 842 bcc		CC49: BD 8C CU (4)	887 *	
CC1D:E6 57	(5) 843 inc		CC49:		usec to allow 12V on Disk // to decay
CC1F: CC11	F 844 sun3 equ (6) 845 rts		CC49:	889 *	
CC1F:60 CC20:	846 *		CC49:5A (3)	890 phy	
CC20:	847 *		CC4A:A0 8C (2)	891 ldy #140	
CC20:	110		CC4C:88 (2)	892 wiwm2 dey	
			CC4D:D0 FD CC4C(3)	893 bne wiwm2	
			CC4F:7A (4)	894 ply	
			CC50:	895 *	
			CC50:60 (6)	896 rts	
			CC51:	897 *	
			CC51:	898 *	
			CC51:	899 * This takes grp7ctr and	oddbytes and calculates 7*grp7ctr+oddbytes.
			CC51:	900 The results are in Y()	ni) and A(lo). This is the number of bytes
			CC51:	901 * that were received in	the last Receiverack.
			CC51:	902 *	
			CC51: CC51	903 Revcount equ *	
			CC51:A5 4B (3) CC53:A8 (2)	904 lda grp7ctr 905 tay	
			CC54:A2 00 (2)	906 ldx #0	
			(2)	200 200 10	

05 PC.PACKET Set	t the IWM mode reg	20-OCT-86 06:29 PAGE 31	06 PC.CREAD	Set the IWM mode r	eg	20-OCT-86 06:29 PAGE 32
CC58:A2 03 (2) CC5A:0A (2) CC5B:26 4B (5) CC5D:CA (2)	907         stx         grp7ctr           908         ldx         #3           909 times7 asl a         a           910         rol grp7ctr           911         dex		CC9F: CC9F: CC9F:D0 02 CCA3(3 CCA1:E6 57 (5 CCA3:	40 * 3) 41 bne 5) 42 inc 43 *	*+4 buffer2+1	r pointer if it occurred.
CC60:18         (2)           CC61:65         4C         (3)           CC63:90         02         CC67(3)           CC65:16         4B         (5)           CC67:84         4C         (3)           CC69:38         (2)           CC63:45         4C         (3)           CC69:38         (2)           CC6A:25         4C         (3)           CC62:80         02         CC70(3)	912         bne         times7           913         clc           914         adc         oddbytes           915         bcc         t71           916         inc         grp7ctr           917         t71         sty         oddbytes           918         sec         919         sbc         oddbytes           920         bcs         t72         172		CCA3: CCA3: CCA3:AD EC C0 (4 CCA6:10 FB CCA3(3 CCA8:5D AA CA (4 CCAB:91 56 (6 CCAD:45 40 (3 CCAP:85 40 (3 CCB1:C8 (2	47         bpl           48         eor           49         sta           50         eor           51         sta           51         sta           52         iny	econd byte 16clr+TheOff *-3 shift2,x (buffer2),y checksum checksum	;Back 1 instruction ;Recombine the MSB with data ;Store it away ;Add it to the checksum
CC70:A4 4B (3)	921 dec grp7ctr 922 T72 ldy grp7ctr 923 rts 924 * 925 * 115 include pc.cread 1 SlotDepRd equ *		CCB2: CCB2: CCB2: CCB2:AD EC C0 (4 CCB5:10 FB CCB2(3 CCB7:5D BA CA (4 CCBA:91 56 (6	8) 57 bpl 1) 58 eor	hird byte 16clr+TheOff *-3 shift3,x (buffer2),y	;Back 1 instruction ;Recombine the MSB with data ;Store it away
CC73: CC73 CC73: CC73 CC73:A0 00 (2) CC75:A5 4B (3) CC77:48 (3) CC78:D0 03 CC7D(3) CC78:C0 A CD (3)	2 start25 equ * 3 ldy #0 4 lda grp7ctr 5 pha 6 bne start35 7 jmp done5	;Save groups of seven counter ;Go get the checksum	CCBC:35 50 (3 CCBE:85 40 (3 CCC0:C8 (2 CCC1: CCC1: CCC1:	60 eor 61 sta	check sum check sum	;Add it to the checksum
CC7D: CC7D: CC7D: CC7D: CC7D: CC7D: CC7D:AD EC C0 (4)	8 * 9 * Okay, get the groups of s 10 * Start by getting the top 11 * 12 start35 equ * 13 lda l6clr+TheOff	even bits for this group of seven	CCC1:AD EC C0         (4           CCC4:10 FB         CCC1(3)           CCC6:5D CA CA         (4           CCC9:91 56         (6)           CCCB:45 40         (3)           CCCD:85 40         (3)	67         bpl           68         eor           69         sta           70         eor           71         sta	<pre>l6clr+TheOff *-3 shift4,x (buffer2),y checksum checksum</pre>	;Back 1 instruction ;Recombine the MSB with data ;Store it away ;Add it to the checksum
CC80:10 FB CC7D(3) CC82:85 59 (3) CC84: CC84: CC84:	16 * 17 * Split up the seven bits i 18 *	;Just a second nto two indices for topbit tables	CCCF:C8 (2 CCD0: CCD0: CCD0: CCD0: CCD0:	73 * 74 * The first 75 * the buff 76 *	er pointer if i	curs at this point in the loop. Update t occurred.
CC84:4A (2) CC85:4A (2) CC86:4A (2) CC87:29 0F (2) CC87:29 0F (2)	20 lsr a 21 lsr a	:0 1 d1 d2 d3 d4 d5 d6 ;0 0 1 d1 d2 d3 d4 d5 ;0 0 0 1 d1 d2 d3 d4 ;0 0 0 0 d1 d2 d3 d4 ;First index into the tables	CCD0:D0 02 CCD4 (3 CCD2:E6 57 (5 CCD4: CCD4:A6 59 (3 CCD6:	i) 78 inc 79*	*+4 buffer2+1 temp	;Now we need the other index
CC8A:A5 59 (3) CC8C:29 07 (2) CC8C:25 59 (3) CC90: CC90:	24 lda temp 25 and #%00000111 26 sta temp 27 *	1 d1 d2 d3 d4 d5 d6 d7 ;0 0 0 0 0 d5 d6 d7 ;Keep for last three bytes e its msb, store and checksum it	CCD6: CCD6: CCD6:AD EC C0 (4 CCD9:10 FB CCD6(3 CCDB:5D AA CA (4	82 * Now the f 83 * ) 84 lda ) 85 bpl	ifth byte l6clr+TheOff *-3 shift2,x	;Back 1 instruction ;Recombine the MSB with data
CC90: CC90:AD EC C0 (4) CC93:10 FB CC90(3) CC95:5D 9A CA (4) CC98:91 56 (6)	29 * 30 lda l6clr+TheOff 31 bpl *-3 32 eor shift1,x	;Back 1 instruction ;Recombine the MSB with data ;Store it away	CCDE:91 56 (6 CCE0:45 40 (3 CCE2:85 40 (3 CCE4:C8 (2 CCE5:	5) 87 sta 1) 88 eor 1) 89 sta	(buffer2),y checksum checksum	;Store it away ;Add it to the checksum
CC9A:45 40 (3) CC9C:85 40 (3) CC9E:C8 (2) CC9F: CC9F: CC9F:	34eorchecksum35stachecksum36iny37 *	Add it to the checksum	CCE5: CCE5: CCE5:AD EC C0 (4 CCE8:10 FB CCE5(3 CCEA:5D BA CA (4	) 95 bpl	ixth byte l6clr+TheOff *-3 shift3,x	;Back 1 instruction ;Recombine the MSB with data

06 PC.CREAD S	et the IWM mode re	eg	20-OCT-86 06:29 PAGE 33
CCED:91 56 (6)	97 sta	(buffer2),y	;Store it away
CCEF:45 40 (3)	98 eor	checksum	;Add it to the checksum
CCF1:85 40 (3)	99 sta	checksum	,
CCF3:C8 (2)	100 iny		
CCF4:	101 *		
CCF4:	102 * And, final	lly, the sevent	th byte
CCF4:	103 *	-	
CCF4:AD EC C0 (4)	104 lda	16clr+TheOff	
CCF7:10 FB CCF4(3)	105 bpl	*-3	;Back 1 instruction
CCF9:5D CA CA (4)	106 eor	shift4,x	;Recombine the MSB with data
CCFC:91 56 (6)	107 sta	(buffer2),y	;Store it away
CCFE:45 40 (3)	108 eor	checksum	;Add it to the checksum
CD00:85 40 (3)	109 sta	checksum	
CD02:C8 (2)	110 iny		
CD03:	111 *		
CD03:		f this is the l	last group of seven to receive
CD03:	113 *		
CD03:C6 4B (5)	114 dec	grp7ctr	
CD05:F0 03 CD0A(3)	115 beq	done5	;Go to get the checksum etc
CD07:4C 7D CC (3)	116 jmp	start35	;Another topbits
CD0A: CD0A:	117 *	assatures the	ab a share
CDOA:	118 * Get and re 119 *	econstruct the	checksum
CDOA: CDOA		*	
CDOA:AD EC CO (4)	120 done5 equ 121 lda	16clr+TheOff	
CDOD:10 FB CDOA(3)	122 bpl	*-3	
CDOF:85 59 (3)	122 bpi 123 sta	temp	;1 c6 1 c4 1 c2 1 c0
CD11:	124 *	canp	,1 00 1 04 1 02 1 00
CD11:68 (4)	125 pla		;Restore groups of 7 counter
CD12:85 4B (3)	126 sta	grp7ctr	Justicie groupe of a sounder
CD14:AD EC C0 (4)	127 lda		;1 c7 1 c5 1 c3 1 c1
CD17:10 FB CD14(3)	128 bpl	*-3	,
CD19:38 (2)	129 sec		
CD1A:2A (2)	130 rol	a	; c7 1 c5 1 c3 1 c1 1
CD1B:25 59 (3)	131 and	temp	; c7 c6 c5 c4 c3 c2 c1 c0
CD1D:45 40 (3)	132 eor	checksum	;When we're done, should be zero
CD1F:	133 *		
CD1F:	134 * Get the pa	acket end mark.	Is it correct?
CD1F:	135 *		
CD1F:AC EC CO (4)	136 rdha5 ldy	16clr+TheOff	;Preserve A
CD22:10 FB CD1F(3)	137 bpl	rdha5	
CD24:	138 *		
CD24:C0 C8 (2)	139 cpy	#packetend	
CD26:D0 1C CD44(3) CD28:	140 bne 141 *	npenderr5	
CD28:		a time before	to shock sup adductor. Do it now
CD28:		as the partial	to checksum oddbytes. Do it now
CD28:	144 *	las che parciar	. Checksum
CD28:A6 4C (3)	145 ldx	oddbytes	
CD2A:F0 08 CD34(3)	146 beg	icbt15	
CD2C:A0 00 (2)	147 ldy	#0	
CD2E:51 54 (5)	148 icbt5 eor	(buffer),y	
CD30:C8 (2)	149 iny		
CD31:CA (2)	150 dex		
CD32:DO FA CD2E(3)	151 bne	icbt5	
CD34:	152 *		
CD34:	153 * Okay, chec	ksum oughta be	zero. If not, checksum error.
CD34:	154 *		

06 PC.CREAD Se	et the IWM mode reg	20-OCT-86 06:29 PAGE 34
CD34; CD34	155 icbt15 egu *	
CD34:AA (2)	156 tax	
CD35:D0 11 CD48(3)	157 bne cserror5	
CD37:	158 *	
CD37:	159 * Wait for /BSY to go low	
CD37:	160 *	
CD37: CD37	161 lstbsywait5 equ *	
CD37:AD ED C0 (4)		
CD3A:AD EE CO (4)	163 rdh45 lda 17clr+TheOff	
CD3D:30 FB CD3A(3)	164 bmi rdh45	
CD3F:	165 *	
CD3F:	166 * Got the bytes, now acknow	ledge their receipt
CD3F:	167 *	
CD3F:AD E0 C0 (4)	168 lda regclr+TheOff	:Lower REO
CD42:	169 *	
CD42:18 (2)	170 clc	
CD43:60 (6)	171 rts	
CD44:	172 *	
CD44:A9 20 (2)	173 npenderr5 1da #nopackend	
CD46:D0 02 CD4A(3)	174 bne gserror5	
CD48:A9 10 (2)	175 cserror5 1da #csumerr	
CD4A:38 (2)	176 gserror5 sec	
CD4B:60 (6)	177 rts	
CD4C:	178 *	
CD4C:	116 include pc.main	

	otocol Converter / CBus Driver 20-OCT-86 06:29 PAGE 35	07 PC.MAIN Protocol Converter / CBus Driver 20-OCT-86 06:29 PAGE 36
CD4C:	2 *	CD7C: 60 *
CD4C:	3 *	CD7C:84 58 (3) 61 sty Slot
CD4C: CD4C	4 Entry equ *	CD7E: 62 *
CD4C:90 03 CD51(3)	5 bcc bentry ; If non-boot, skip jump to boot	CD7E: 63 *
CD4E:4C 23 C5 (3)	6 jmp bootcode	CD7E: 64 * Now map any ProDOS unit references to our sequential ones.
CD51:	7 *	CD7E: 65 * The method is bizzare and magicians never reveal their secrets.
CD51:	8 * X is still set to slot number.	CD7E: 66 *
CD51:	9 *	CD7E: CD7E 67 allset equ *
CD51: CD51	10 bentry equ *	CD7E:A5 43 (3) 68 lda CMDUnit ;76543210 746 specify unit
CD51:	11 *	CD80:2A (2) 69 rol a ;6543210X C<-7
CD51:A9 40 (2)	12 lda #\$01000000	CD81:08 (3) 70 php ;Save_drive_num CD82:2A (2) 71 rol a ;543210X7 C<-6
CD53:1C 78 04 (6)	13 trb ProFlag+5 ;ProFlag is fixed in //c	CD82:2A (2) /1 rol a ;543210X/C<-6 CD83:2A (2) 72 rol a ;43210X76 (6 is grp of 2)
CD56:	14 *	CD84:28 (4) 73 plp ;C<-7
CD56: CD56	15 atentry equ *	CD85:2A (2) 74 rol a ;3210X767
CD56:	16 * 17 cld ;Don't want decimal mode!!	CD86:29 03 (2) 75 and #\$00000011 ;ProDOS only installs up to 4
CD56:D8 (2) CD57:8A (2)	18 txa	CD88:49 02 (2) 76 eor #\$00000010 ;000000/67; 6 was /grpoftwo
CD58:A8 (2)	19 tay ;Really want it in Y no ROR ABS, Y!	CD8A:CO 04 (2) 77 cpy #4 ;If in slot 1,2,or3 reverse grps of two
CD59: (2)	20 *	CD8C:B0 02 CD90(3) 78 bge allset1
CD59:	21 * If this is a PC call, then get the address of the parm table	CD8E:49 02 (2) 79 eor #%00000010
CD59:	22 *	CD90:AA (2) 80 allset1 tax
CD59:B9 73 04 (4)	23 Ida ProFlag, y	CD91:E8 (2) 81 inx
CD5C:30 11 CD6F(3)	24 bmi noplay	CD92:86 43 (3) 82 stx CMDUnit ;You got it
CD5E:	25 *	CD94: 83 *
CD5E:68 (4)	26 pla ;Get lo order	CD94: 84 * Now if this is through the MLI xface, gotta copy stuff into the
CD5F:99 F3 05 (5)	27 sta SHTempX,y ;Keep lo parm address-1	CD94: 85 * send buffer from the parameter list.
CD62:18 (2)	28 clc	CD94: 86 *
CD63:69 03 (2)	29 adc #3	CD94:B9 73 04 (4) 87 Ida ProFlag, y
CD65:AA (2)	30 tax ;Lo order new return address	CD97:10 03 CD9C(3) 88 bpl darnit CD99:4C 40 CE (3) 89 jmp skipcopy
CD66:68 (4)	31 pla ;Get hi order address	CD99:4C 40 CE (3) 89 jmp skipcopy CD9C: 90 *
CD67:99 73 06 (5)	32 sta SHTempY,y ;Keep hi parm addr-1	
CD6A:69 00 (2)		
	33 adc #0	CD9C: 91 * Get the address of the in-line parameter table
CD6C:48 (3)	34 pha ;Push back new return address hi	CD9C: 92 *
CD6D:8A (2)	34 pha ;Push back new return address hi 35 txa	CD9C: 92 * CD9C: CD9C 93 darnit equ *
CD 6D : 8A (2) CD 6E : 48 (3)	34 pha ;Push back new return address hi 35 txa .36 pha ;Push new return address lo	CD9C: 92 * CD9C: CD9C 93 darnit equ * CD9C:B9 F3 05 (4) 94 lda SHTempX,y ;Get back the low part buff addr
CD 6D : 8A (2) CD 6E : 48 (3) CD 6F :	34     pha     ;Push back new return address hi       35     txa       36     pha     ;Push new return address lo       37 *     *	CD9C: 92 * CD9C: CD9C 93 darnit equ * CD9C:B9 F3 05 (4) 94 lda SHTempX,y ;Get back the low part buff addr
CD6D:8A (2) CD6E:48 (3) CD6F: CD6F: CD6F	34 pha ;Push back new return address hi 35 txa .36 pha ;Push new return address lo 37 * 38 noplay equ *	CD9C: 92 * CD9C: 059C 93 darnit equ * CD9C:B9 F3 05 (4) 94 1da SHTempX,y ;Get back the low part buff addr CD9F:B5 54 (3) 95 sta buffer
CD6D:8A (2) CD6E:48 (3) CD6F: CD6F: CD6F CD6F: CD6F	34     pha     ;Push back new return address hi       35     txa       36     pha     ;Push new return address lo       37     *       38     noplay equ       39     *	CD9C: 92 * CD9C: 09C 93 darnit equ * CD9C: B9 F3 05 (4) 94 1da SHTempX,y ;Get back the low part buff addr CD9F:85 54 (3) 95 sta buffer CDA1:B9 73 06 (4) 96 1da SHTempY,y ; and the hi part CDA4:85 55 (3) 97 sta buffer+1 CDA6: 98 *
CD6D:8A (2) CD6E:48 (3) CD6F: CD6F: CD6F CD6F: CD6F CD6F:	34     pha     ;Push back new return address hi       35     txa       36     pha     ;Push new return address lo       37 *	CD9C:       92 *         CD9C:       D9 darnit equ *         CD9C:B9 F3 05 (4) 94 lda SHTempX,y ;Get back the low part buff addr         CD9F:B5 54 (3) 95 sta buffer         CDA1:B9 73 06 (4) 96 lda SHTempY,y ; and the hi part         CDA4:B5 55 (3) 97 sta buffer+1         CDA6:       98 * Now pull out the command code, and the address of the parameters.
CD6D:8A (2) CD6E:48 (3) CD6F: CD6F: CD6F CD6F: CD6F	34     pha     ;Push back new return address hi       35     txa       36     pha     ;Push new return address lo       37 *	CD9C:       92 *         CD9C:       CD9C         S3 darnit equ *         CD9C:B9 F3 05 (4)       94 1 da SHTempX,y ;Get back the low part buff addr         CD9F:B5 54 (3)       95 sta buffer         CDA1:B9 73 06 (4)       96 1 da SHTempY,y ; and the hi part         CDA4:85 55 (3)       97 sta buffer+1         CDA6:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *
CD6D:8A (2) CD6D:48 (3) CD6F: CD6F: CD6F CD6F: CD6F CD6F: CD6F:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         11 * off for as long as possible before using the IWM (phases,	CD9C:       92 *         93 darnit equ *         CD9C:       93 darnit equ *         CD9F:85 54 (3) 95 sta buffer         CDA1:B9 73 06 (4) 96 lda SHTempY,y ; and the hi part         CDA4:85 55 (3) 97 sta buffer+1         CDA6:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:20 01 (2) 101 ldy #1 ;Stacked address is EA-1
CD 6D:8A (2) CD 6E:48 (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       38       noplay equ *         39 *       40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines).       Wait here 'til the Disk // motors are off.         43 *       jsr WaitIWMOff ;Must preserve Y!!	CD9C:       92 *         CD9C:       CD9C         CD9C:       93 darnit equ *         CD9C:B9 F3 05 (4) 94 lda SHTempX,y ;Get back the low part buff addr         CD9F:B5 54 (3) 95 sta buffer         CDA1:B9 73 06 (4) 96 lda SHTempY,y ; and the hi part         CDA4:85 55 (3) 97 sta buffer+1         CDA6:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:A0 01 (2) 101 ldy #1 ;Stacked address is EA-1         CDA8:B1 54 (5) 102 lda (buffer), y
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 7E: CD 6F: CD 6F: CD 7E: CD 6F: CD 6F: CD 7E: CD 6F: CD 7E: CD 6F: CD 6F: CD 7E: CD 6F: CD 7E: CD 6F: CD 7E: CD 6F: CD 7E: CD 7	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         11 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines}. Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!	CD9C:       92 *         CD9C:       CD9C         CD9C:       D9 darnit equ *         CD9C:B9 F3 05 (4) 94 1 da SHTempX,y ;Get back the low part buff addr         CD9C:B9 F3 05 (4) 94 1 da SHTempY,y ;Get back the low part buff addr         CD9C:B9 F3 05 (4) 94 1 da SHTempY,y ;and the hi part         CDA1:B9 73 06 (4) 96 1 da SHTempY,y ; and the hi part         CDA4:B5 55 (3) 97 sta buffer+1         CDA6:       98 *         CDA6:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:A0 01 (2) 101 1 dy #1 ;Stacked address is EA-1         CDA8:B1 54 (5) 102 1 da (buffer),y         CDA8:B1 54 (2) 31 03 sta cndcode ;Nice
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F CD 6F: CD 6F CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F CD 6F: CD 72: C6	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the INM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable	CD9C: 92 * CD9C: 029C 93 darnit equ * CD9C: B3 f3 05 (4) 94 1da SHTempX,y ;Get back the low part buff addr CD9F:85 54 (3) 95 sta buffer CDA1:B9 73 06 (4) 96 1da SHTempY,y ; and the hi part CDA4:85 55 (3) 97 sta buffer+1 CDA6: 98 * CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 100 * CDA6: 100 * CDA6: 100 * CDA6: 102 1da (buffer),y CDAA:85 42 (3) 103 sta cmdcode ;Nice CDA6: 21 104 iny
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 72: CD 72: CD 72:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *	CD9C:       92 *         CD9C:       CD9C       93 darnit equ *         CD9C:B9 F3 05       (4) 94 lda SHTempX,y ;Get back the low part buff addr         CD9F:B5 54       (3) 95 sta buffer         CDA1:B9 73 06       (4) 96 lda SHTempX,y ; and the hi part         CDA1:B9 73 06       (4) 96 lda SHTempY,y ; and the hi part         CDA4:B5 55       (3) 97 sta buffer+1         CDA6:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:80 01       (2) 101 ldy #1 ;Stacked address is EA-1         CDA6:81 54       (5) 102 lda (buffer),y         CDA6:85 42       (3) 103 sta cmdcode ;Nice         CDAC:C8       (2) 104 iny         CDA1:B1 54       (5) 105 lda (buffer),y ;Get lo part of parmlist address
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       38       noplay equ *         39 *       40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php         41       jsave interrupt status	CD9C: 92 * CD9C: CD9C 93 darnit equ * CD9C:B9 F3 05 (4) 94 1 da SHTempX,y ;Get back the low part buff addr CD9C:B9 F3 05 (4) 94 1 da SHTempX,y ;Get back the low part buff addr CD9C:B9 F3 05 (4) 96 1 da SHTempY,y ; and the hi part CDA1:B9 73 06 (4) 96 1 da SHTempY,y ; and the hi part CDA4:85 55 (3) 97 sta buffer+1 CDA6: 98 * CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 100 * CDA6: 100 * CDA6: 100 * CDA6:A0 01 (2) 101 1 dy #1 ;Stacked address is EA-1 CDA8:B1 54 (5) 102 1 da (buffer),y CDAA:85 42 (3) 103 sta cmdcode ;Nice CDAC:C8 (2) 104 iny CDAD:B1 54 (5) 105 1 da (buffer),y ;Get lo part of parmlist address CDAF:AA (2) 106 tax ;Save it
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F CD 6F: CD 6F CD 6F: CD 6F CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 36 CC (6) CD 72: CD 72: CD 72: (3) CD 72: (3) CD 72: (3)	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *	CD9C: 92 * CD9C: CD9C 93 darnit equ * CD9C: B3 f3 05 (4) 94 lda SHTempX,y ;Get back the low part buff addr CD9F:85 54 (3) 95 sta buffer CDA1:B9 73 06 (4) 96 lda SHTempY,y ; and the hi part CDA4:85 55 (3) 97 sta buffer+1 CDA6: 98 * CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 100 * CDA6: 20 101 ldy #1 ;Stacked address is EA-1 CDA6: 31 102 lda (buffer),y CDAA:85 42 (3) 103 sta cmdcode ;Nice CDA6: 105 lda (buffer),y ;Get lo part of parmlist address CDAF:AA (2) 106 tax ;Save it CDB0:C8 (2) 107 iny
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F CD 6F: CD 6F CD 6F: CD 6F CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72: CD 72: CD 72: 08 (3) CD 73:78 (2) CD 74:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php         9       sei         50 *	CD9C: 92 * CD9C: CD9C 93 darnit equ * CD9C:B9 F3 05 (4) 94 1da SHTempX,y ;Get back the low part buff addr CD9F:85 54 (3) 95 sta buffer CDA1:B9 73 06 (4) 96 1da SHTempY,y ; and the hi part CDA4:85 55 (3) 97 sta buffer+1 CDA6: 98 * CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 100 * CDA6: 100 * CDA6:80 01 (2) 101 1dy #1 ;Stacked address is EA-1 CDA6:815 4 (5) 102 1da (buffer),y CDAA:85 42 (3) 103 sta cmdcode ;Nice CDAC:C68 (2) 104 iny CDAC:C68 (2) 104 iny CDAC:C68 (2) 104 iny CDAC:C68 (2) 106 tax ;Save it CDA6:C68 (2) 107 iny CDA1:B1 54 (5) 108 1da (buffer),y ;Get hi part
CD 6D:8A (2) CD 6E:48 (3) CD 6F: CD 6F CD 6F: CD 72: CD 72: CD 72: CD 72:08 (3) CD 73:78 (2) CD 74: CD 74:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines).       Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php         49       sei         50 *         51 * Preserve the zero page work area	CD9C: 92 * CD9C: CD9C 93 darnit equ * CD9C: B3 f3 05 (4) 94 lda SHTempX,y ;Get back the low part buff addr CD9F:85 54 (3) 95 sta buffer CDA1:B9 73 06 (4) 96 lda SHTempY,y ; and the hi part CDA4:85 55 (3) 97 sta buffer+1 CDA6: 98 * CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 100 * CDA6: 20 101 ldy #1 ;Stacked address is EA-1 CDA6: 31 102 lda (buffer),y CDAA:85 42 (3) 103 sta cmdcode ;Nice CDA6: 105 lda (buffer),y ;Get lo part of parmlist address CDAF:AA (2) 106 tax ;Save it CDB0:C8 (2) 107 iny
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72: CD 72: CD 72: CD 73:78 (2) CD 74: CD 74: CD 74:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *	CD9C:       92 *         CD9C:       CD9C       93 darnit equ *         CD9C:B9 F3 05 (4)       94 1 da SHTempX,y ;Get back the low part buff addr         CD9F:B5 54 (3)       95 sta buffer         CDA1:B9 73 06 (4)       96 1 da SHTempY,y ; and the hi part         CDA2:S5 (3)       97 sta buffer+1         CDA6:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:B1 54 (5)       102 1 da (buffer),y         CDA7:B5 42 (3)       103 sta cmdcode ;Nice         CDA7:B1 54 (5)       105 1 da (buffer),y ;Get lo part of parmlist address         CDA7:B1 54 (5)       106 tax ;Save it         CDB0:CB (2)       107 iny         CDB1:B1 54 (5)       108 1 da (buffer),y ;Get hi part         CDB3:B5 55 (3)       109 st
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72: CD 72: CD 72: CD 72: CD 72: CD 72: CD 72: CD 72: CD 72: CD 72: CD 74: CD	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php         50 *         51 * Preserve the zero page work area         52 *         53       ldx #ZPSize-1	CD9C: 92 * CD9C: 029C 93 darnit equ * CD9C: 029C 93 darnit equ * CD9C: 029C 93 darnit equ * CD9C: 039 F3 05 (4) 94 1da SHTempX,y ;Get back the low part buff addr CD9F:85 54 (3) 95 sta buffer CDA1:B9 73 06 (4) 96 1da SHTempY,y ; and the hi part CDA2: 98 * CDA6: 98 * CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 99 * Now pull out the command code, and the address of the parameters. CDA6: 100 * CDA6: 20 101 1dy #1 ;Stacked address is EA-1 CDA8: 154 (5) 102 1da (buffer),y ;Get lo part of parmlist address CDAF:AA (2) 106 tax ;Save it CDB0:C8 (2) 107 iny CDB1:B1 54 (5) 108 1da (buffer),y ;Get hi part CDB3:85 55 (3) 109 sta buffer+1 CDB3:85 54 (3) 110 stx buffer
CD 6D:8A (2) CD 6E:48 (3) CD 6F: CD 6F CD 6F: CD 72 CD 72:08 (3) CD 72:08 (3) CD 73:78 (2) CD 74: CD 74: CD 74: CD 74: CD 74:20 18 (2) CD 74:20 40 (4)	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php         49       sei         50 *         51 * Preserve the zero page work area         52 *         53       ldx #ZPSize-1         54       zeroPage, x	CD9C:       92 *         CD9C:       CD9C       93 darnit equ *         CD9C:B9 F3 05 (4)       94 1 da SHTempX,y ;Get back the low part buff addr         CD9F:B9 F3 05 (4)       94 1 da SHTempX,y ;Get back the low part buff addr         CD9F:B9 F3 05 (4)       94 1 da SHTempY,y ; and the hi part         CDA1:B9 73 06 (4)       96 1 da SHTempY,y ; and the hi part         CDA4:85 55 (3)       97 sta buffer+1         CDA6:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:B1 54 (5)       102 1 da (buffer),y         CDA1:B1 54 (5)       103 sta cmdcode ;Nice         CDA2:C8 (2)       104 iny         CDB0:C8 (2)       105 1 da (buffer),y ;Get lo part of parmlist address         CDB1:B1 54 (5)       108 1 da (buffer),y ;Get hi part         CDB3:B5 55 (3)       109 sta buffer+11         CDB3:B5 55 (3)       109 sta buffer         CDB3:B5 55 (3)       109 sta buffer         CDB3:B 55 (4)       110 stx buffer         CDB3:E3 55 (3)       100 stx buffer         CDB7
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72: CD 72: CD 72: CD 74: CD 74:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines).       Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php         51 * Preserve the zero page work area         52 *         51 * Preserve the zero page work area         52 *         53       ldx #ZPSize-1         54       ZeroPage, x         55       pha	CD9C:       92 *         CD9C:       CD9C       93 darnit equ *         CD9F:       S5 54 (3) 95 sta buffer       SHTempX,y ; Get back the low part buff addr         CDA1:       B9 73 06 (4) 96 lda SHTempY,y ; and the hi part       SHTEmpY,y ; and the hi part         CDA6:       98 *       Now pull out the command code, and the address of the parameters.         CDA6:       100 *       101 ldy #1 ;Stacked address is EA-1         CDA6:       100 *       102 lda (buffer),y         CDA6:       100 *       Nice         CDA6:       103 sta cndcode ;Nice         CDA2:       104 iny         CDA2:       105 lda (buffer),y ;Get lo part of parmlist address         CDA2:       106 tax ;Save it         CDB3:       108 lda (buffer),y ;Get hi part         CDB3:       109 sta buffer+1         CDB3:       109 sta buffer         CDB7:       111 *         CDB7:       112 * Now buffer points to parmlist
CD 6D:8A (2) CD 6D:8A (2) CD 6F: (2) CD 6F: CD 6F CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72: (2) CD 74: CD 74: CD 74: (2) CD 74	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php         50 *         51 * Preserve the zero page work area         52 *         53       ldx #ZPSize-1         54       page LaroPage, x         55       pha	CD9C:       92 *         CD9C:       CD9C       93 darnit equ *         CD9C:B9 F3 05 (4)       94 1da SHTempX,y ;Get back the low part buff addr         CD9F:B5 54 (3)       95 sta buffer         CDA1:B9 73 06 (4)       96 1da SHTempX,y ;Get back the low part buff addr         CDA4:B5 55 (3)       97 sta buffer         CDA5:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:       102 1da (buffer),y         CDA6:B1 54 (5) 102 1da (buffer),y ;Get lo part of parmlist address         CDA7:AA (2) 106 tax ;Save it         CDB0:C8 (2) 107 iny         CDB1:B1 54 (5) 108 1da (buffer),y ;Get hi part         CDB3:E3 55 (3) 109 sta buffer+1         CDB3:E3 55 (3) 109 sta buffer         CDB7:       111 *         CDB7:       112 * Now buffer points to parmlist         CDB7:       113 * Check command type, and pidgeonhole the parmlist length </td
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72: CD 72: CD 72: CD 74: CD 74:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *       We can't tolerate ints in most of the code, so disable         47 *       *         48       php       ;Save interrupt status         49       sei       ;No interrupts please         50 *       *       *         51 * Preserve the zero page work area       *         52 *       ldx #ZPSize-1         54 pzp       lda ZeroPage, x         55       pha         56       .dex	CD9C:       92 *         CD9C:       CD9C       93 darnit equ *         CD9C:B3 F3 05 (4)       94 lda SHTempX,y ;Get back the low part buff addr         CD9F:B5 54 (3)       95 sta buffer         CDA1:B9 73 06 (4)       96 lda SHTempY,y ; and the hi part         CDA4:85 55 (3)       97 sta buffer+1         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       99 * Now pull out the command code, and the address is EA-1         CDA6:       99 * Now pull out the command code, is EA-1         CDA6:       99 * Now pull out the command code, is EA-1         CDA6:       100 *         CDA6:       100 a         CDA6:       100 a         CDA6:       100 lda (buffer),y         CDA6:       100 a         CDA7:85 42 (3)       103 sta cmdcode ;Nice         CDA7:85 42 (3)       104 iny         CDA7:85 42 (3)       106 tax ;Save it         CDB8:154 (5)       108 lda (buffer),y ;Get hi part         CDB3:85 55 (3)       109 sta buffer         CDB7:       111 *         CDB7:
CD 6D:8A (2) CD 6D:8A (3) CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 6F: CD 72: CD 72: CD 72: CD 72: CD 72: CD 74: CD 74:	34       pha       ;Push back new return address hi         35       txa         36       pha       ;Push new return address lo         37 *       *         38       noplay equ *         39 *       *         40 * On the //c, it is important to have the Disk // enable lines         41 * off for as long as possible before using the IWM (phases,         42 * /WRREQ lines). Wait here 'til the Disk // motors are off.         43 *         44       jsr WaitIWMOff ;Must preserve Y!!         45 *         46 * We can't tolerate ints in most of the code, so disable         47 *         48       php ;Save interrupt status         49       sei ;No interrupts please         50 *         51 * Preserve the zero page work area         52 *         53       ldx #ZPSize-1         54       pzp lda ZeroPage, x         55       pha         56       dex         57       bpl pzp	CD9C:       92 *         CD9C:       CD9C       93 darnit equ *         CD9C:B9 F3 05 (4)       94 1da SHTempX,y ;Get back the low part buff addr         CD9F:B5 54 (3)       95 sta buffer         CDA1:B9 73 06 (4)       96 1da SHTempX,y ;Get back the low part buff addr         CDA4:B5 55 (3)       97 sta buffer         CDA5:       98 *         CDA6:       99 * Now pull out the command code, and the address of the parameters.         CDA6:       100 *         CDA6:       102 1da (buffer),y         CDA6:B1 54 (5) 102 1da (buffer),y ;Get lo part of parmlist address         CDA7:AA (2) 106 tax ;Save it         CDB0:C8 (2) 107 iny         CDB1:B1 54 (5) 108 1da (buffer),y ;Get hi part         CDB3:E3 55 (3) 109 sta buffer+1         CDB3:E3 55 (3) 109 sta buffer         CDB7:       111 *         CDB7:       112 * Now buffer points to parmlist         CDB7:       113 * Check command type, and pidgeonhole the parmlist length </td

07 PC.MAIN Protocol Converter / CBus Driver 20-OCT-86 06:29 PAGE 37	07 PC.MAIN Protocol Converter / CBus Driver 20-OCT-86 06:29 PAGE 38
CDBD:90 03 CDC2(3) 118 blt noeh ;=> at least he got that right CDBF:4C 17 CF (3) 119 Errorhitch jmp Error ;Gee, maybe we should promote this guy.	CE08:91 44 (6) 176 sta (CMDBufferl),y;Stick it where they want it CE0A:C8 (2) 177 iny CE0B: 178 *
CDC2: CDC2 120 noeh equ * CDC2:A0 00 (2) 121 ldy #0 ;Set for indct compare	CEOB:AD F9 04 (4) 179 1da \$4F9 ;//c Port 1 interrupt status
CDC4:B1 54 (5) 122 lda (buffer),y ;Get # of parms? CDC6:85 5A (3) 123 sta Unit	CEDE: 180 * CEDE:91 44 (6) 181 sta (CMDBufferl),y;Store PC interrupt status
CDC8: 124 * CDC8: 125 * Now copy the bytes	CE10: 182 * CE10:A9 08 (2) 183 lda #8
CDC8: 126 *	CE12:88 (2) 184 dey ;A,Y has 0008; # bytes status CE13:20 F0 CF (6) 185 jsr squirrel
CDC8: CDC8 127 okayont equ * CDC8:A0 08 (2) 128 ldy #>cmdlength-1;Always copy the maximum	CE16: 186 * CE16:4C ED CD (3) 187 jmp Aokay ;Skip down (up) with no error
CDCA: CDCA 129 copyloop equ * CDCA:B1 54 (5) 130 lda (buffer),y ;Pull it out of their hat	CE19: CE19 188 maybectrl equ *
CDCC:99 42 00 (5) 131 sta cmdcode,y ;Stuff it into mine CDCF:88 (2) 132 dey	CE19:C9 04 (2) 189 cmp #ControlCMD CE18:D0 0B CE28(3) 190 bne BUnit ;Unit #0 was a bad one
CDD0:D0 F8 CDCA(3) 133 bne copyloop ;Copy 'em all	CE1D: 191 * CE1D:A6 46 (3) 192 ldx CMDSCode ;We allow two control calls for Unit#0
CDD2: 135 * Okay. The caller of the PC could be making one of three calls	CEIF:FO OB CE2C(3) 193 beg enabint ;0 means enable interrupts CE21:CA (2) 194 dex
CDD2: 136 * with a unit number of \$00, Control, Init or Status. Check for CDD2: 137 * these and do what is appropriate.	CE22:F0 14 CE38(3) 195 beq disabint ;1 means disable interrupts
CDD2: 138 * CDD2:A5 43 (3) 139 1da CMDUnit	CE24:A9 21 (2) 196 lda #badctl CE26: CE26 197 ErrorHitch2 equ *
CDD4:D0 6A CE40(3) 140 bne skipcopy ;Never mind CDD6: 141 *	CE26:D0 97 CDBF(3) 198 bne ErrorHitch ;No other codes allowed CE28: 199 *
CDD6: 142 * Check the parameter count for this call to unit#0	CE28: CE28 200 BUnit equ * CE28:A9 11 (2) 201 lda #badUnit ;Only certain calls can have Unit#O
CDD6: 143 * CDD6:A6 42 (3) 144 ldx CMDCode	CE2A:DO 93 CDBF(3) 202 bne ErrorHitch ;Branch always
CDD8:BD 8E CF (4) 145 lda parmctab,x ;Get the length this command CDDB:29 7F (2) 146 and #\$7F ;Force 0 -> MSB	CE2C: CE2C 204 enabint equ *
CDDD:A8 (2) 147 tay ;Hang on CDDE:A9 04 (2) 148 lda #BadPCnt ;Antic bad count	CE2C:A9 C0 (2) 205 lda #\$C0 CE2E:8D F9 05 (4) 206 sta \$5F9
CDE0:C4 5A (3) 149 cpy Unit ;User's pcount is currently here	CE31:A9 OF (2) 207 lda #\$OF CE33:OC 9A CO (6) 208 tsb \$C09A
CDE2:D0 DB CDBF(3) 150 bne ErrorHitch ;What a baby! CDE4: 151 *	CE36:D0 05 CE3D(3) 209 bne aokayhitch
CDE4: 152 * Now service one of the three commands CDE4: 153 *	CE38: CE38 211 disabint equ *
CDE4:E0 05 (2) 154 cpx #InitCMD CDE6:D0 0A CDF2(3) 155 bne notinit ;Not an Init call	CE38:A9 01 (2) 212 lda #\$01 CE3A:1C 9A C0 (6) 213 trb \$C09A
CDE8:A9 00 (2) 156 Ida #PowerReset ;Just like powerup or reset key(//c)	CE3D:4C ED CD (3) 214 aokayhitch jmp AOkay CE40: 215 *
CDEA:20 98 CF (6) 157 jsr AssignID ;Do a reset cycle CDED:A9 00 (2) 158 Aokay lda #0 ;No error allowed	CE40: 216 * CE40: 217 * Okay, everything's all groovy. ProDOS re-enters here.
CDEF:4C 39 CF (3) 159 jmp sa2 CDF2: 160 *	CE40: 218 * Check Unit number to be sure there is a corresponding device
CDF2:8A (2) 161 notinit txa ;Equiv to 'cmp #StatusCMD' CDF3:D0 24 CE19(3) 162 bne maybectrl	CE40: 219 * CE40: CE40 220 skipcopy equ *
CDF5: 163 * CDF5:A9 21 (2) 164 1da #BadCt1 ;Antic a non zero stat code	CE40:A9 28 (2) 221 lda #NoDrive ;Anticpate bad unit number CE42:A4 58 (3) 222 ldy slot
CDF7:A6 46 (3) 165 ldx CMDSCode ;Stat unit#0 can only be code=0	CE44:BE F9 06 (4) 223 ldx NumDevices,y CE47:E4 43 (3) 224 cpx CMDUnit
CDF9:D0 C4 CDBF(3) 166 bne ErrorHitch CDFB: 167 *	CE49:90 DB CE26(3) 225 blt ErrorHitch2 ;Safe- If C clr then Z is clr
CDFB:8A (2) 168 txa ;Equiv to 'lda #0' CDFC:A6 58 (3) 169 ldx Slot	CE4B: 227 * Set buffer and bytecount in anticpation of the inevitable SendPack.
CDFE:AO 07 (2) 170 ldy #7 CEO0:91 44 (6) 171 nin1 sta (CmdBufferl),y ;Clear some space	CE4B:A9 09 (2) 229 1da #>cmdlength
CE02:88 (2) 172 dey	CE4D:85 4D (3) 230 sta bytecountl CE4F:A9 00 (2) 231 lda # <cmdlength< td=""></cmdlength<>
CE05: 174 *	CE51:85 4E (3) 232 sta bytecounth CE53:85 55 (3) 233 sta buffer+1
CE05:BD F9 06 (4) 175 lda NumDevices,x	

	07 PC.MAIN Protocol Converter / CBus Driver 20-OCT-86 06:29 PAGE 40
07 PC.MAIN Protocol Converter / CBus Driver 20-OCT-86 06:29 PAGE 39	
CE55:A9 42 (2) 234 lda #>cmdcode	CE96: 292 * The buffer address and bytecount depend on the call type. CE96: 293 *
CE57:85 54 (3) 235 sta buffer CE59: 236 *	CE96:E0 04 (2) 294 cpx #ControlCmd
CE59: 237 * If it's a PC call, omit the next two steps	CE98:D0 18 CEB2(3) 295 bne NOControl
CE59: 238 *	CE9A: 296 * CE9A: 297 * In the case of control, bytecount:=(buffer)
CE59:A6 58 (3) 239 ldx Slot CE5B:BD 73 04 (4) 240 lda ProFlag,x ;Is it a call from ProDOS?	CE9A: 298 * and buffer := buffer+2
CE5E:10 13 CE73(3) 241 bpl notstat ;=> Statcode already set	CE9A: 299 *
CE60: 242 * CE60: 243 * Need to generate a parameter count for a ProDOS call	CE9A:AO 01 (2) 300 ldy #1 CE9C:B1 54 (5) 301 lda (buffer),y ;Get Hi order bytecount
CE60: 243 * Need to generate a parameter count for a ProDOS call CE60: 244 *	CE9E:AA (2) 302 tax
CE60:A6 42 (3) 245 ldx CMDCode	CE9F:88 (2) 303 dey
CE62:BD 8E CF (4) 246 lda ParmCTab, x CE65:29 7F (2) 247 and \$\$7F	CEA0:B1 54 (5) 304 lda (buffer),y CEA2:48 (3) 305 pha ;Keep for later
CE65:29 7F (2) 247 and #\$7F CE67:85 5A (3) 248 sta Unit	CEA3:18 (2) 306 clc
CE69: 249 *	CEA4:A9 02 (2) 307 lda #2 CEA6:65 54 (3) 308 adc buffer
CE69: 250 * ProDOS always needs the highest blockno byte zeroed CE69: 251 *	CEA8:85 54 (3) 309 sta buffer
CE69;A9 00 (2) 252 lda #0	CEAA:68 (4) 310 pla ;Get back Lo order bytecount
CE6B:85 48 (3) 253 sta CMDBlockS	CEAB:90 13 CEC0(3) 311 bcc secondsend ;Skip hi ord increment CEAD:E6 55 (5) 312 inc buffer+1
CE6D: 254 * CE6D: 255 * If this is a ProDOS status call, set stat code to zero	CEAF:4C CO CE (3) 313 jmp secondsend ;Skip to store bytecount
CE6D: 256 *	CEB2: 314 *
CE6D:A5 42 (3) 257 lda CMDCode CE6F:D0 02 CE73(3) 258 bne notstat ;=> Not status so forget it	CEB2: CEB2 315 NOControl equ * CEB2:E0 02 (2) 316 cpx #WriteCMD ;Check for a writeblock
CE6F:D0 02 CE73(3) 258 bne notstat ;=> Not status so forget it CE71: 259 *lda #SCDeviceStat ;A is already zero	CEB4:D0 06 CEBC(3) 317 bne NOWBlock ;Must be control or write
CE71:85 46 (3) 260 sta CMDSCode ;Store in command table	CEB6: 318 * CEB6: 319 * In the case of WriteBlock, the length is 512 and the buffer
CE73: 261 * CE73: 262 * Okay, finally send over the damn command	CEB6: 319 * In the case of WriteBlock, the length is 512 and the buffer CEB6: 320 * address is at buffer in the command table
CE73: 263 *	CEB6: 321 *
CE73: CE73 264 notstat equ *	CEB6:A9 00 (2) 322 lda #0 CEB8:A2 02 (2) 323 ldx #2
CE73:A5 5A (3) 265 lda Unit CE75:A6 43 (3) 266 ldx CmdPCount ;Swap the Parmcount & unit#	CEBA:D0 04 CEC0(3) 324 bne secondsend
CE77:86 5A (3) 267 stx Unit	CEBC: 325 *
CE79:85 43 (3) 268 sta CMDPCount ;Now they're correct CE7B: 269 *	CEBC: 326 * For FileWrite, the buffer address is at CMDbuffer CEBC: 327 * and the length is at CMDblock.
CE7B:A9 80 (2) 270 lda #cmdmark	CEBC: 328 *
CE7D:85 5B (3) 271 sta WPacketType	CEBC: CEBC 329 NOWBlock egu * CEBC:A6 47 (3) 330 ldx CMDBlockh
CE7F: 272 * CE7F:20 87 CA (6) 273 jsr ClrPhases ;Bring all phases off for Quark	CEBE: A5 46 (3) 331 Ida CMDBlock1
CE82: 274 *	CEC0: 332 *
CE82:20 E9 CA (6) 275 jsr SendPack CE85:B0 46 CECD(3) 276 bcs behitch ;If not okay, skip to bus error	CECO: CECO 333 secondsend equ * CECO:86 4E (3) 334 stx bytecounth
CE87: 277 *	CEC2:85 4D (3) 335 sta bytecount1
CE87: 278 * Now copy over the buffer address for any data xfer.	CEC4: 336 * CEC4:A9 82 (2) 337 lda #datamark
CE87: 279 * CE87:A5 44 (3) 280 lda CMDBuffer	CEC6:85 5B (3) 338 sta WPacketType ; Identify this as a data packet
CE89:85 54 (3) 281 sta buffer	CEC8: 339 *
CE88:A5 45 (3) 282 lda CMDBuffer+1 CE80:85 55 (3) 283 sta buffer+1	CEC8:20 DA CA (6) 340 jsr SendData CEC8:90 04 CED1(3) 341 bcc noxtrasend
CE8D:85 55 (3) 283 sta buffer+1 CE8F: 284 *	CECD: CECD 342 behitch equ *
CE8F: 285 * Now for some commands, we have to send over a packet of data, too.	CECD:A9 06 (2) 343 lda #BusErr ; This is the bus error hitch
CE8F: 286 * See if this command is one of THOSE. CE8F: 287 *	CECF:D0 46 CF17(3) 344 bne Error CED1: 345 *
CESF: 207 " CESF:A6 42 (3) 288 ldx cmdcode	CED1: 346 * On ProDOS status call, we've got to point the buffer pointer
CE91:BD 8E CF (4) 289 Ida parmctab, x	CED1: 347 * correctly to zero page it's the only case special case CED1: 348 * (on Write, Format and Control no data comes back).
CE94:10 3B CED1(3) 290 bpl noxtrasend ;Encoded in top bit CE96: 291 *	CED1: 348 * (on Write, Format and Control no data comes back). CED1: 349 *

07 PC.MAIN Protocol Converter / CBus Driver 20-OCT-86 06:29 PAGE 4	1 07 PC.MAIN	Protocol Converter / CBus Dri	ver 20-OCT-86 06:29 PAGE 42
CED1: CED1 350 noxtrasend equ * CED1:A4 58 (3) 351 ldy Slot	CF15: CF15: CF15	408 * 409 noerror egu *	
CED3:B9 73 04 (4) 352 lda ProFlag,y	CF15:A5 4D (3		
CED6:10 0C CEE4(3) 353 bpl getresults	CF17: CF17	411 Error egu *	
CED8:A5 42 (3) 354 lda cmdcode	CF17:A4 58 (3		;Need access to screenholes
CEDA:DO 08 CEE4(3) 355 bne getresults	CF19:99 F3 04 (5	) 413 sta Retry,Y	;Keep unadulterated error in shole
CEDC: 356 *	CF1C:AA (2	) 414 tax	;Set the Z flag
CEDC:A9 45 (2) 357 Ida #>CMDBufferh ;Want status in these fou	CEID.EV IN CEIDIO		;Special case the zero
CEDE:A2 00 (2) 358 ldx # <cmdbufferh CEE0:85 54 (3) 359 sta buffer</cmdbufferh 	CF1F:	416 *	
CEE0:85 54 (3) 359 sta buffer CEE2:86 55 (3) 360 stx buffer+1	CF1F:BE 73 04 (4		
CEE4: 361 *	CF22:10 15 CF39(3	) 418 bpl sa2 419 *	; If PC call, no mapping occurs
CEE4: 362 * Please to be calling ReceivePack	CF24: CF24:A2 00 (2		;Assume a soft error
CEE4: 363 *	CF24:A2 00 (2 CF26:C9 40 (2		
CEE4: CEE4 364 getresults equ *	CF28:B0 0E CF38(3		
CEE4:20 30 CB (6) 365 jsr RecPack ;Get status byte (maybe r	ead data too) CF2A:	423 *	, ii vio or bigger, map co sero
CEE7:B0 E4 CECD(3) 366 bcs behitch	CF2A:A2 27 (2		Now anticipate ProDOS I/O error
CEE9: 367 *	CF2C:C9 2B (2		
CEE9: 368 * Figure how many bytes were sent and put that in X,	- OLEDITO US OLESIO		;OK to return Write Protect
CEE9: 369 *	CF30:C9 28 (2		
CEE9:20 51 CC (6) 370 jsr Rcvcount ;Do the times 7 CEEC:20 F0 CF (6) 371 jsr squirrel ;Store away count in SHTE	CF32:F0 05 CF39(3		;OK to return Drive disconnected
CEEC:20 F0 CF (6) 371 jsr squirrel ;Store away count in SHTE CEEF: 372 *	0101107 21 12		
CEEF: 373 * For the ProDOS status call, we've got to look at t	CF36:F0 01 CF39(3	) 430 beq SA2 431 *	
CEEF: 374 * returned and return a DIP error if appropriate.		431 * 432 storeaway egu *	
CEEF: 375 * the X,Y temps with # blocks if this is a ProDOS S			;Use the default value
CEEF: 376 *	CF39: CF39	434 sa2 equ *	, use the default value
CEEF:A5 42 (3) 377 Ida CMDCode ; Is it a ProDOS status ca	11 CF39:A4 58 (3		
CEF1:D0 22 CF15(3) 378 bne noerror	CF3B:99 73 05 (5		;Keep in screenhole
CEF3:A6 58 (3) 379 ldx Slot	CF3E:	437 *	• • • • •
CEF5:BD 73 04 (4) 380 1da ProFlag,x	CF3E:	438 * If this is the //c w	ersion, we need to reset the IWM to its
CEF8:10 1B CF15(3) 381 bpl noerror	CF3E:		e. This is done by setting the mode register
CEFA: 382 * CEFA:A5 46 (3) 383 lda CMDBlockl ;This'll get loaded into	CF3E:		and less documented) mode which speeds up the
CEFC:9D F3 05 (5) 384 sta SHTempX,x	GI SE.		out. When the motor enable has timed out, the
CEFF:A5 47 (3) 385 1da CMDBlockh	CF3E: CF3E:		k to zero. This method is necessary because
CF01:9D 73 06 (5) 386 sta SHTempY,x	CF3E:	443 " II the timer is end	bled within the timeout period, the motor on a or the full timeout period (since mode changes
CF04: 387 *	CF3E:		he motor is on. It's bizzarre. Blame Mac.
CF04:A5 45 (3) 388 lda CMDBufferh ;Check status byte	CF3E:AD E8 C0 (4)		
CF06:4A (2) 389 lsr a	CF41:2C ED C0 (4		
CF07:4A (2) 390 lsr a	CF44:A9 2B (2		;This is the magic "speed up" value
CF08:4A (2) 391 lsr a	CF46:8D EF C0 (4)		
CF09:90 04 CF0F(3) 392 bcc ChkOffLn ;no error, go check off 1 CF0B:A9 2B (2) 393 lda #WriteProt ;else set WPROT error	or is that (2)		;You're supposed to wait a while
CFOB:A9 2B (2) 393 lda #WriteProt ;else set WPROT error CFOD:80 08 CF17(3) 394 bra error	CF4A:EA (2		
CFOF: CFOF 395 ChkOffLn equ *	CF4B:EA (2)		
CFOF:4A (2) 396 lsr a	CF4C:EA (2) CF4D: CF4D	) 453 nop 454 waitoff equ *	
CF10:4A (2) 397 lsr a	CF4D:AD EE C0 (4)		;Wait 'til motor off
CF11:A9 2F (2) 398 lda #OffLine ;Assume error	CF50:29 20 (2)		
CF13:90 02 CF17(3) 399 bcc error	CF52:D0 F9 CF4D(3)		
CF15: 400 *	CF54:A0 00 (2)	458 ldy #0	;Now set the reg back to \$00
CF15: 401 * Now it's time to think about returning to the call			;IWM's in slot 6
CF15: 402 * Remember that ProDOS doesn't want to know about so			
CF15: 403 * only fatal ones. If this is a ProDOS call, and t. CF15: 404 * bit in the statbyte is set, there IS NO error (st.			
CF15: 404 * Dil in the statbyte is set, there is no error (st. CF15: 405 * cleared). Also, ProDOS wants only I/O, Write Prot.	CI SH.IID DE CU (1)		
CF15: 406 * Offline. If any other hard error comes from the			
CF15: 407 * on a ProDOS call, map it to an I/O Error. (Gross		464 ldy Slot 465 *	;Need Slot in Y
	Croo.	103	

07 PC.MAIN PI	otocol Converter / CBus Driver 20-OCT-86	06:29 PAGE 43 07 PC.MAIN	ID	Assignment Cycle		20-0CT-86 06:29 PAGE 44
CF66:	466 * Now, restore our zero page area.	CF98:	CF98	515 * 516 AssignID equ	•	
CF66:	467 *	CF 98 : CF 98 :48	(3)	517 pha		:Save the init code
CF66:A2 00 (2)	468 ldx #0 469 rzp pla	CF 99:20 5D CZ				Reset all of those things
CF68:68 (4) CF69:95 40 (4)	469 rzp pla 470 sta zeropage, x	CF9C:68	(4)	519 pla		
CF6B:E8 (2)	471 inx	CF 9D : AA	(2)	520 tax		;Save InitCode
CF6C:E0 1C (2)	472 cpx #ZPSize	CF9E:		521 *		
CF6E:90 F8 CF68(3)	473 blt rzp	CF9E:				it, and init code
CF70:	474 *	CF9E:		523 * 'cause we'	ll trample 'em:	
CF70:	475 * We're into the stretch! Restore inte	rrupt mask, load X, Y, CF9E:	(0)	524 *	ana. J.	
CF70:	476 * and A and set the carry if the error	byte is non-zero. CF9E:A5 42	(3)	525 lda	CMDCode	
CF70:	477 *	CFA0:48	(3) (3)	526 pha 527 lda	CMDPCount	
CF70:28 (4)	478 plp ;Restore int		(3)	527 Ida 528 pha	CEDFCOUNC	
CF71:B9 F3 05 (4)	479 lda SHTempx,y ;Get X value	CFA4:A5 46	(3)	529 Ida	CMDSCode	
CF74:AA (2) CF75:B9 73 05 (4)	480 tax 481 lda SHTempl,y ;Grab the er	ror result code CFA6:48	(3)	530 pha		
CF75:B9 73 05 (4) CF78:48 (3)	481 Ida Shlempi,y , Stab the er	CFA7:86 46	(3)	531 stx	CMDSCode	;Store away the type of INIT
CF79:B9 73 06 (4)	483 1da SHTempy,y ;Pull out th			532 *		
CF7C:A8 (2)		ess to screenholes CFA9:		533 * Set up to	send DefID comm	and packets
CF7D:18 (2)		zero result code CFA9:		534 *		
CF7E:68 (4)	486 pla ;Pull back r		(2)		#InitCmd	
CF7F:F0 01 CF82(3)	487 beq finalskip ;Return with		(3)	536 sta	CMDCode	
CF81:38 (2)	488 sec ;Some type o	f error CFAD:A9 00	(2)	537 1da	#0	
CF82: CF82	489 finalskip equ *	CFAF:85 5A	(3)	538 sta	Unit	A some in Thit call
CF82:	490 *	and Z flag CFB1:A9 02 CFB3:85 43	(2) (3)	539 lda 540 sta	#2 CMDPCount	;# parms in Init call
CF82:08 (3)	491 php ;Save carry		(3)	540 Sta 541 *	CHDrCount	
CF83:2C 78 04 (4)	492 bit ProFlag+5 ;Ick - ProFl	ag is fixed in //c CFB5: then return to alt ROM CFB5:		542 * Point the	huffer nointer	
CF86:70 04 CF8C(3)		urn across ROM bank bdy CFB5:		543 *	buildt pointoi	
CF88:28 (4) CF89:4C 84 C7 (3)	494 plp ;Vclr so ret 495 jmp SWRTS2	CFB5:A9 42	(2)	544 lda	#>CMDCode	
CF89:4C 84 C7 (3) CF8C: CF8C	496 ick1 egu *	CFB7:85 54	(3)		buffer	
CF8C:28 (4)	497 plp	CFB9:A9 00	(2)	546 lda	<cmdcode< td=""><td></td></cmdcode<>	
CF8D:60 (6)		orrectly again CFBB:85 55	(3)	547 sta	buffer+1	
CF8E:	499 *	CFBD:A9 80	(2)	548 lda	#cmdmark	
CF8E:	500 *	CFBF:85 5B	(3)	549 sta	WPacketType	
CF8E: CF8E	501 parmctab equ *	CFC1:		550 * 551 jsr	ClrPhases	;Make sure phases are off for Quark
CF8E:03		parms/no data send CFC1:20 87 Ch	A (6)	551 jsr 552 *	CITFNeses	, make sure phases are our for guark
CF8F:03		parms/no data send CFC4: parms/data send CFC4:			for the next d	levice in the chain
CF90:83		parms/data send CFC4: parm /no data send CFC4:		554 *	TOT the next t	Revice in the onlin
CF91:01		parms/data send CFC4:	CFC4	555 mordevices e	onu *	
CF92:83 CF93:01		parm /no data send CFC4:E6 5A	(5)	556 inc	Unit	
CF94:01		parm /no data send CFC6:A9 09	(2)	557 lda	#>cmdlength	
CF95:01		parm /no data send CFC8:85 4D	(3)	558 sta	bytecountl	;ReceivePack scrambles count
CF96:03		parms/data send CFCA:A9 00	(2)	559 lda	# <cmdlength< td=""><td></td></cmdlength<>	
CF97:83		3 parms/data send CFCC:85 4E	(3)	560 sta	bytecounth	
CF 98 :	512 *	CFCE:		561 *		
CF 98 :	513 *	CFCE:20 83 C8		562 jsr	SendOnePack	; Send the command
		CFD1:90 05	CFD8 (3)	563 bcc	mdev2	; If okay, skip to get response
		CFD3: CFD3:C6 5A	(5)	564 * 565 dec	Unit	
		CFD5:CC JA CFD5:4C DF CI		566 jmp	mdev1	
		CFD8:		567 *		
		CFD8:20 E3 C	) (6)	568 mdev2 jsr	ReceivePack	;Get the response
		CFDB:A5 4D	(3)	569 lda	statbyte	
			CFC4 (3)	570 beq	mordevices	
		CFDF:		571 *		
		CFDF:		572 * Okay, we d	one last device	<ol> <li>Squirrel away the number of devices.</li> </ol>

07 PC.MA	IN		ID	Assi	gnment	Cycle		20-0CT-86	06:29	PAGE	45
CFDF:				573	*						
CFDF : A5	5A		(3)		mdev1	lda	Unit				
CFE1:A4			(3)	575		ldy	slot				
CFE3:99	F9	06	(5)	576		sta	NumDevices, y	;Devices out	there		
CFE6:			• •	577	*						
CFE6:				578	* Recov	ver the	e scrambled Pro	DOS parms			
CFE6:				579	*						
CFE6:68			(4)	580		pla					
CFE7:85	46		(3)	581		sta	CMDSCode				
CFE9:68			(4)	582		pla					
CFEA:85	43		(3)	583		sta	CMDPCount				
CFEC:68			(4)	584		pla					
CFED:85	42		(3)	585		sta	CMDCode				
CFEF:				586	*						
CFEF:60			(6)	587		rts					
CFF0:				588	*						
CFF0:				589	*						
CFF0:		CFF0			squirre						
CFF0:A6			(3)	591		ldx	Slot				
CFF2:9D	F3	05	(5)	592	2	sta	SHTempX, x				
CFF5:98			(2)	593		tya					
CFF6:9D	73	06	(5)	594		sta	SHTempY, x				
CFF9:60			(6)	595		rts					
CFFA:				596							
CFFA:				597	*						

07 SYMBOL TABLE C90B ACHE1 C0DD AOKAY 27ABA AUTOSCAN 2 2D BADBLOCK 04 BADPCNT CCDD BEHITCH C521 BOOTC C55F BOOTMSG 0A BSYT02 06 BUSER 4E BYTECOUNTH C003 CAISET CFDF CHEARIOROMS 46 CMDBLOCKL 44 CMDBUFFER 80 CMDMARK 2 4A CMDSPARE2 04 CONTROLCMD 10 CSUMERR C996 DATDONE C38 DISABINT C88F DIVIDE3 CD0A DONE5 CA7D EMABLECHAIN C226 ERRORHITCH2 CA4 GOB1 C885 CISCN C71 IMMMODE C08F LISET 2 01 LOC1 C906 MARKERR C500 MLIENTRY C554 MORCHRS 4E NEXT2 52 NEXT6 01 NOANSWER CD2 MORKENS CC2 NOFH C050 MARKERR C500 MLIENTRY C554 MORCHS 4E NEXT2 52 NEXT6 01 NOANSWER CD2 NOFACKEND CEEC NOMBLOCK 4C OODBYTES CA77 OREMS C98B PATCH1 BF PDIDBYTE 0 POWERESET 0473 SRCDE C97F RD2 CD1 CC1 C950 MRERSET 0473 SCHOLES C97F CAE SCHOLES C97F CAE C97F CAE SCHOLES C97F CAE C97F	SORTED	BY SYMBOL		2	0-0CT-86	06:29 PAGE 46
COOR ACHEL	2CD7E	ALLSET	CD90	ALLSET1	?CB01	ALTSENDP ILE
CDED AOKAY	CE3D	AOKAYHITCH	CF98	ASSIGNID	2CD56	ATENTRY
FARA AUTOSCAN	56	AUXPTR	CB5E	AUXPTRINC	? 4E	AUXTYPE
2 2D BADBLOCK	01	BADCMD	? 22	BADCTLPARM	21	BADCTL
04 BADPCNT	11	BADUNIT	?E000	BASIC	C52F	BC1
CECD BEHITCH	CD51	BENTRY	CC29	BIZ	0011	BMSGLEN
C521 BOOTC	?C514	BOOTCASE5	C523	BOOTCODE	C552	BOOTFAIL
C55F BOOTMSG	07DB	BOOTSCRN	C570	BOOTTAB	32	BSYTO1
OA BSYTO2	54	BUFFER	56	BUFFER2	CE28	BUNIT
06 BUSERR	? 40	BUSHOG	? 08	BYTECMP	4D	BYTECOUNT
<b>4E BYTECOUNTH</b>	4D	BYTECOUNTL	?C500	C500ORG	C082	CAICLR
C083 CAISET	C084	CA2CLR	C085	CA2SET	CC2D	CAREFUL
CFOF CHKOFFLN	? 24	CH	C8A2	CHAINUNBSY	40	CHECKSUM
CFFF CLEARIOROMS	CA87	CLRPHASES	47	CMDBLOCKH	? 46	CMDBLOCK
46 CMDBLOCKL	48	CMDBLOCKS	45	CMDBUFFERE	44	CMDBUFFERL
44 CMDBUFFER	42	CMDCODE	09	CMDLENGTH	2C58A	CMDLIST
80 CMDMARK	43	CMDPCOUNT	46	CMDSCODE	? 49	CMDSPARE1
? 4A CMDSPARE2	43	CMDUNIT	C55D	COMA	80	COMMRESET
04 CONTROLCMD	CDCA	COPYLOOP	?FDED	COUT	CD48	CSERROR5
10 CSUMERR	? 25	CV	CD9C	DARNIT	82	DATAMARK
C996 DATDONE	C9C0	DBERROR	?CBE2	DETTOPBITS	? 50	DEVICEID
CE38 DISABINT	CB52	DIV7TAB	CB9F	DIVIDE1	CBA8	DIVIDE2
CB8F DIVIDE3	CB96	DIVIDE4	CBB1	DIVIDE5	?CB61	DIVIDE7
CDOA DONE5	CE2C	ENABINT	2C08A	ENABLE 1	C08B	ENABLE2
CA7D ENABLECHAIN	CD4C	ENTRY	CDBF	ERRORHITCH	CF17	ERROR
CE26 ERRORHITCH2	CF82	FINALSKIP	? 03	FORMATCMD	CEE4	GETRESULTS
CA44 GOB1	2C9E3	GRABSTATUS	48	GRP/CTR	CD4A	GSERROR5
CBE9 GTBOB	? 51	HOSTID	CD34	ICBT15	CDZE	ICBT5
CF8C ICK1	05	INITCMD	27	TOERROR	C080	1WM
07 IWMMODE	C08C	LOCLR	CUSD	LOSET	CUSE	LICER
CONF L/SET	: 08	LASTONE	CBDU	LASIPASS	00	LOCU
? OI LOCI	20037	LSTBSIWAITS	CUSO	LSTRBULK	CEDO	LOIKBOLI
CYEU MARKERK	CEIS	MAIBLUIKL	CIDI	MONCIP	C100	MONSET
COUD MULENIKI	CDJO	MODDEVICES	0759	MELOT	10	NEVT1
AP NEVES	AP	NEVT2	50	NEVTA	51	NEVTS
46 NEALZ	52	NEXTJ	40	NEYT	CEOO	NIN1
JZ NEATO	CD7C	NOALIVDTD	CEBS	NOCONTROL	28	NODRIVE
CDC2 NOFE	CEIS	NOFPROP	2 15	NOINT	2 02	NOMARK
20 NOPACKEND	CD6F	NOPLAY	CDF2	NOTINIT	CE73	NOTSTAT
CERC NOWRLOCK	CEDI	NOXTRASEND	CD44	NPENDERR5	06F9	NUMDEVICES
4C ODDBYTES	25	OFFLINE	2CDC8	OKAYCNT	CA79	ONEMS1
CA77 ONEMS	C3	PACKETBEG	C8	PACKETEND	CF8E	PARMCTAB
C9BB PATCH1	? A5	PBBVALUE	? FF	PBCVALUE	00	PCID2
BF PDIDBYTE	CB4C	PDIV7TAB	CB4F	PMOD7TAB	? 52	POINTER
00 POWERRESET	C9D3	PREAMBLE	?CBB1	PRECHECK	C50A	PRODOSENTRY
0473 PROFLAG	CD76	PZP	0BB8	RC1	05	RC2
C583 RCODE	4B	RCVBUF	CC51	RCVCOUNT	C9F5	RDH1
C9FF RDH2	CAOD	RDH3	CD3A	RDH45	?CA0B	RDH5
CD1F RDHA5	01	READCMD	C9E3	RECEIVEPAC	K CB30	RECPACK
C080 REQCLR	C081	REQSET	C576	RESET	CA5D	RESETCHAIN
04F3 RETRY	0573	RETRY2	? 4F	RPACKETTYP	E CB37	RPK1
CB4B RPOUT	C578	RST1	CF68	RZP	CF39	SA2
CB73 SAP1	? 00	SCDEVICESTAT	? 01	SCGETDCB	? 03	SCGETDEVINFO
0473 SCHOLES	C99A	SCM1	? 02	SCRETNLSTA	T C9CC	SD10
C9AF SD7	C9C6	SD9	CAE8	SDOUBT	CEC0	SECONDSEND
CA4E SEND80	CA50	SENDBYTE	CADA	SENDDATA	C883	SENDONEPACK
CAE9 SENDPACK	CAFD	SENDPILE	CC20	SETIWMODE	?FE89	SETKBD

07 SY	MBOL TABLE	SORTED	BY SYMBOL			20-0CT-86	06:29 PAGE 47
?FE93	SETVID	CA97	SETXNO	CA9A	SHIFT1	CAAA	SHIFT2
CABA	SHIFT3	CACA	SHIFT4	0573	SHTEMP 1	05F3	SHTEMPX
0673	SHTEMPY	C924	SKIP1	C926	SKIP2	C960	SKIP3
C962	SKIP4	CE40	SKIPCOPY	CC73	SLOTDEPRD	58	SLOT
C8E5	SOB1	C8F6	SOB2	C8FD	SOB3	40	SOFT
? 67	SOFTERROR	CBOA	SPILE1	CB2F	SPILOUT	CFF0	SQUIRREL
C8AC	SSB	C8AF	SSD	20100	STACK	CA31	STARTO
CA39	START1	CA4B	START2	?CC73	START25	CC7D	START35
C900	START	4D	STATBYTE	? 81	STATMARK	1E	STATMTO
? 00	STATUSCMD	CF38	STOREAWAY	CC03	SUN2	?CC01	SUN
CCOC	SUN1	CC1F	SUN3	0778	SVBCH	06F8	SVBCL
? 10	SVMASK1	C797	SWPROTO	C784	SWRTS2	?C9D4	SYNCTAB
CC67	T71	CC70	T72	59	TBODD	59	TEMP
60	THEOFF	CC5A	TIMES7	41	TOPBITS	C896	UBSY1
	UNIT		VERSION	?FC22	VTAB	CC36	WAITIWMOFF
CF4D	WAITOFF	? 04	WASRESET	?C9DF	WASTE12	C9DE	WASTE14
2C9DD	WASTE16		WASTE18		WASTE32	CC3F	WIWM1
	WIWM2		WPACKETTYPE		WRITECMD	CB61	WRITEPREP
2B	WRITEPROT	CBBD	XOR1	?CBBA	XOR2	CBD6	XOR3
CBDD	XOR4	CBCE	XOR5	CA70	YMSWAIT	40	ZEROPAGE
1C	ZPSIZE						

0	17 S	YM	BOL TABLE	SORT	ED	BY ADDRESS SCDEVICESTAT LOC1 NOANSWER FORMATCMD BADCTA INMMCDE CSUMERR ZPSIZE BADCTL IOERROR OFFLINE CEECKSUM CMDPCOUNT CMDBLOCKH RCVBUF BUTECOUNTL MOBLOCKH RCVBUF BUTECOUNTL MEXT2 NEXT3 NEXT5 BUFFER BOTSCRN INMAC BUFFER TBOOD TELOFF CMDMARK PUIDBYTE STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK RETRY STACK STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ STATZ S			20-0	CT-	86	06:29 PAGE 48
?	0	0	STATUSCMD	?	00	SCDEVICESTAT		00	PCID2		00	LOC0
	0	0	POWERRESET	?	01	LOC1		01	BADCMD	?	01	SCGETDCB
	0	1	READCMD		01	NOAN SWER	?	02	NOMARK		02	WRITECMD
?	0	2	SCRETNLSTAT	?	03	FORMATCMD	?	03	SCGETDEVINFO	?	04	WASRESET
	0	4	CONTROLCMD		04	BADPCNT		05	RC2		05	INITCMD
	0	6	BUSERR		07	IWMMODE	?	08	BYTECMP		09	CMDLENGTH
	0	A	BSYTO2		10	CSUMERR	?	10	SVMASK1	0	011	BMSGLEN
	1	1	BADUNIT		1C	ZPSIZE		1E	STATMTO	?	1F	NOINT
	2	0	NOPACKEND		21	BADCTL	?	22	BADCTLPARM	?	24	CH
?	2	5	CV		27	IOERROR		28	NODRIVE		2B	WR ITEP ROT
?	2	D	BADBLOCK		2F	OFFLINE		32	BSYTO1		40	ZEROPAGE
?	4	0	BUSHOG		40	CHECKSUM		40	SOFT		41	TOPBITS
	4	2	CMDCODE		43	CMDPCOUNT		43	CMDUNIT		44	CMDBUFFER
	4	4	CMDBUFFERL		45	CMDBUFFERH		46	CMDSCODE	?	46	CMDBLOCK
	4	6	CMDBLOCKL		47	CMDBLOCKH		48	CMDBLOCKS	?	49	CMDSPARE 1
1	4	A	CMDSPAREZ		48	RCVBUE		48	GRP /CTR		40	ODDBYTES
	4	D	NEXTI		40	BITECOUNTL		4D	NEXT	•	40	STATBITE
•	4	ע	BITECOUNT		4E	NEXTZ		46	BITECOUNTH	-	46	AUXITIPE
:	4	1	RPACKETTIPE		41	NEXT3		50	NEXT4		50	DEVICEID
:	3	1	HUSTID NEVT7		21	NLAIJ		52	NEATO	:	52	PUINTER
	3	3	NLAI /		J4	BUTTLK		50	AUAPIK		57	BUTT LKZ
	5	0	ND ACKEMMADE		23	THEOFE	2	67	SOFTEDDOD	2	68	LASTONE
	9	0	COMPECT		80	CMDMADK	•	81	SULLERKOK	•	82	DATAMADY
,	1	5	PRRVALUE		RF	PDIDRYTE	•	C3	PACKETBEC		C8	PACKETEND
;	F	F	PROVALUE	201	00	STACK	20	101	VERSION	٥	473	PROFILIC
•	047	3	SCHOLES	.04	F3	RETRY	0	573	RETRY2	0	573	SHTEMP 1
	05F	3	SHTEMPX	06	73	SHITEMPY	0	6F8	SVBCL	0	6F9	NUMDEVICES
	077	8	SVBCH	07	DB	BOOTSCRN	Ő	7F8	MSLOT	Ő	BB8	RC1
	C08	Ō	REOCLR	CO	80	IWM	C	081	REOSET	c	082	CAICLR
- 1	C08	3	CAISET	CO	84	CA2CLR	C	085	CA2SET	C	086	LSTRBCLR
- 3	C08	7	LSTRBSET	CO	88	MONCLR	C	089	MONSET	?C	08A	ENABLE 1
	C08	B	ENABLE2	CO	8C	L6CLR	C	08D	L6SET	C	08E	L7CLR
	C08	F	L7SET	?C5	00	C500ORG	C	50A	PRODOSENTRY	C	50D	MLIENTRY
?	C51	4	BOOTCASE5	C5	21	BOOTC	C	523	BOOTCODE	C	52F	BC1
	C55	2	BOOTFAIL	C5	54	MORCHRS	C	55D	COMA	C	55F	BOOTMSG
1	C57	0	BOOTTAB	C5	76	RESET	C	578	RST1	С	583	RCODE
?	C58	A	CMDLIST	C7	84	SWRTS2	C.	797	SWPROTO	C	883	SENDONEPACK
	C89	6	UBSY1	C8	A2	CHAINUNBSY	C	BAC	SSB	С	8AF	SSD
	C8E	5	SOB1	C8	F6	SOB2	C	BFD	SOB3	C	900	START
	C90	Β.	ACHE1	C9	24	SKIP1	C	926	SKIPZ	C	960	SKIP3
	C96.	Z	SKIP4	09	96	DATDONE	C	99A	SCMI	C	JAP	SD /
	COD	B .	PATCHI	200		DBERROR	20	0.0	SU3	20	ODC	SUIV WACTELO
2	C 9D.	э. П	PREAMBLE WACTELS	:09	DP	SINCIAB WACTELA	201	909	WASILJZ WACTELO	:0	900	MADIEIO
-	C 9D	2	MASILIO	200	DL 72	CDADCTATIC	:0	901	WASILIZ DDU1	5	OFF	DDU2
2	CAU		DDUS	103	ΔD	GRADSIAIUS DDU3	C	121	STADTO	č	7116	STADT1
	CAU		CORI	CA	AR	STADT2	C	MF	SENDRO	č	150	SENDRYTE
	CASI		RESETCENTN	CA	70	VMSWATT	C	177	ONEMS	č	179	ONEMS1
- 1	CA7	D	ENABLECHAIN	CA	87	CLEPHASES	C	497	SETXNO	č	A9A	SHIFT1
	CAA	A	SHIFT2	CA	BA	SHIFT3	C	ACA	SHIFT4	č	ADA	SENDDATA
	CAE	8	SDOUBT	CA	E9	SENDPACK	C	AFD	SENDPILE	?C	B01	ALTSENDP ILE
	CBO	A	SPILE1	CB	2F	SPILOUT	C	B30	RECPACK	C	B37	RPK1
	CB4	B	RPOUT	CB	4C	PDIV7TAB	CI	B4F	PMOD7TAB	C	B52	DIV7TAB
	CB5	8 1	MOD7TAB	CB	5E	AUXPTRINC	CI	861	WRITEPREP	?C	B61	DIVIDE7
	CB7	3	SAP1	CB	70	NOAUXPTR	CI	BBF	DIVIDE3	C	B96	DIVIDE4
	CB9	FI	DIVIDE1	CB	<b>A8</b>	DIVIDE2	?CI	BB1	PRECHECK	C	BB1	DIVIDE5
?	CBB	A	XOR2	CB	BD	XOR1	CI	BCE	XOR5	C	BD0	LASTPASS

07 SYN	BOL TABL	E SORTED	BY ADDRESS		20	-OCT-86	06:29 PAGE	49
CBD6	XOR3	CBDD	XOR4	?CBE2	DETTOPBITS	CBE9	GTBOB	
?CC01	SUN	CC03	SUN2	CC0C				
CC20	SETIMMOD	E CC29	BIZ	CC2D	CAREFUL	CC36	WAITIWMOFF	
CC3F	WIWM1	CC4C	WIWM2	CC51	RCVCOUNT	CC5A	TIMES7	
			T72					
			DONE 5					
CD34	ICBT15	2CD37	LSTBSYWAIT5 GSERROR5	CD3A	RDH45	CD44	NPENDERR5	
CD48	CSERROR5	CD4A	GSERROR5	CD4C	ENTRY	CD51	BENTRY	
	ATENTRY		NOPLAY		PZP			
			DARNIT		ERRORHITCH	CDC2	NOEH	
?CDC8	OKAYCNT	CDCA	COPYLOOP	CDED	AOKAY	CDF2	NOTINIT	
CE00	NIN1	CE19	MAYBECTRL	CE26	ERRORHITCH2	<b>CE28</b>	BUNIT	
	ENABINT		DISABINT				SKIPCOPY	
	NOTSTAT		NOCONTROL	CEBC	NOWBLOCK	CEC0	SECONDSEND	
			NOXTRASEND	CEE4	GETRESULTS	CFOF	CHKOFFLN	
			ERROR		STOREAWAY	CF39	SA2	
CF4D	WAITOFF	CF68	RZP	CF82	FINALSKIP	CF8C	ICK1	
CF8E	PARMCTAB	CF98	ASSIGNID	CFC4	MORDEVICES	CFD8	MDEV2	
			SQUIRREL					
?FABA	AUTOSCAN	2FC22	VTAB	?FDED	COUT	?FE89	SETKBD	
	SETVID							
++ 000	CRECEPHI	ACCEMPTY	NO EDDODC					

\*\* SUCCESSFUL ASSEMBLY := NO ERRORS \*\* ASSEMBLER CREATED ON 15-JAN-84 21:28

\*\* TOTAL LINES ASSEMBLED 2157 \*\* FREE SPACE PAGE COUNT 70

SOURCE FILE #01 =>ASM.S INCLUDE FILE #02 =>S.DIAG1.SRC		02 S.DIAG1.SRC	slinky diagnostics	20-0CT-86 06:36 PAGE 2
0000: 1 0000: 2	lst on,vsym,asym include s.diagl.src	0000: 0000: 0000: 0000: 0000:	3 * 4 * Int 5 *	ernal Slinky Diagnostics
		0000: 0000: 0000: 0000: 0000:	9 * written by Eric Lar 10 * modified by Rich Wi 11 * put into //c rom by	lliams 09 May 1985
		0000: 0000: 0000: 0000: 0000:	15 * on entry: y-reg ha 16 * x-reg ha 17 * card siz	<pre>s the value of sl.mslot (screen hole offset) s the value of sl.devno (hardware offset) e is in numbanks,y</pre>
		0000: 0000: 0000:	20 ************************************	equates
		0000: 0042 0000: 0000 0000: 0045 0000: 0046 0000: 0046 0000: 0047	) 24 testnum equ \$00 5 25 compdata equ \$45 5 26 limit equ \$46 7 27 value equ \$47 9 28 loopcount equ \$49	;indirect pointer to messages
		0000: 0025 0000: 00AF 0000: 0007 0000: 0007 0000: 0001	2 30 dot equ \$AE 7 31 bell equ \$07 0 32 cr equ \$0D	;ascii period ;ascii bell ;ascii cr ;ascii esc
		0000: 0388 0000: 0438 0000: 0488	36 powerup equ \$4F8-	\$C0 ; powerup byte
		0000:	39 * hardware equates, M	UST be in \$BF00 to avoid double access
		0000: BFF8 0000: BFF9 0000: BFF7 0000: BFF7	9 42 addrm equ \$BFF9 43 addrh equ \$BFFA	;auto incs every data access
		0000: C000 0000: C010 0000: FC42 0000: FC56 0000: FC90 0000: FD98 0000: FD97 0000: FD97	47 kstrobe equ \$C010 48 clreop equ \$FC42 49 home equ \$FC58 50 clreol. equ \$FC9C 51 crout equ \$FDBE 52 prbyte equ \$FDDB	

02 S.DIAG1.SRC	slinky diagno	stics		20-OCT-86 06:36 PAGE 3
NEXT OBJECT	FILE NAME IS A	SM.S.O		
2000: 2000	55	org	\$2000	
2000:	56	MSB	OFF	a tas tenno sona a a
2000: 2000	57 StartTest	equ	*	;entry point for self diagnostics
2000:A9 00	58	lda	<b>#</b> 0	
2002:85 49	59	sta	LoopCount	;clear counter
2004:85 4A	60	sta	LoopCount+1	
2006:99 38 04	61	sta	PowerUp,Y	;marks card as having no directory
2009:99 B8 04	62	sta	Power2,Y	
200C:B9 B8 03	63	lda	numbanks,Y	;get result
200F:29 OF	64	and	#\$0F	
2011:85 46	65	sta	Limit	
2013:20 58 FC	66	jsr	Home	
2016:A9 08	67	lda	<b>#</b> 8	
2018:	69 * "MEMORY	CARD	TEST <cr>ESC TO</cr>	EXIT <cr>TEST WILL TAKE "</cr>
2018:20 1D 22	71	jsr	print	
201B:A5 46	72	lda	Limit	
201D:4A	73	lsr	A	
201E:4A	74	lsr	A	;divide by 4 (0-3)
201F:48	75	pha		;save size index
2020:09 04	76	ora	#4	;0-3> 4-7
2022:20 1D 22	77	jsr	Print	;45, 90, 135, or 180
2025:A9 09	78	lda	<b>#</b> 9	1.1 Horsevaluebeller in write Internetion Operationel and
2027:20 1D 22	79	jsr	Print	;" SECONDS <cr>CARD SIZE = "</cr>
202A:68	80	pla		;size index
202B:20 1D 22	81	jsr	Print	;256K, 512K, 768K, 1 MEG
202E:20 8E FD	82	jsr	Crout	

02 S.DIAG1.SRC	slinky diagnostics		20-OCT-86 06:36 PAGE 4
2031: 2031	84 AddressTest equ	*	;read & write to address register
2031:A9 05	85 lda	#5	<ul> <li>Security and providences comparison security and a security of the second second security of the second sec</li></ul>
2033:85 25	86 sta	CV	; cursor vertical position
2035:20 8E FD	87 jsr	Crout	
2038:A9 10	88 lda	#\$10	
203A:20 1D 22	89 jsr	Print	;"PASSES = "
203D:A5 4A	90 lda	LoopCount+1	•
203F:20 DA FD	91 jsr	PrByte	
2042:A5 49	92 lda	LoopCount	
2044:20 DA FD	93 jsr	PrByte	
2047:20 OB 22	94 jsr	NxtLine	
204A:A9 01	95 İda.	#1	
204C:85 00	96 sta	TestNum	;start test number at 1
204E:A0 05	97 ldy	#5	; index into data patterns
2050:B9 F4 22	98 atl 1da	Patterns, Y	
2053:20 13 22	99 jsr	setaddr	;Set address to pattern
2056:DD F8 BF	100 cmp	addrl,X	;read register back
2059:D0 11 206C	101 bne	atf	;they didn't match
205B:DD F9 BF	102 cmp	addrm,X	
205E:D0 0C 206C	103 bne	atf	
2060:09 F0	104 ora	#\$F0	;fill high 4 bits
2062:DD FA BF	105 cmp	addrh,X	
2065:D0 05 206C	106 bne	atf	
2067:88	107 dey		;index to next pattern
2068:10 E6 2050	108 bpl	at1	
206A:30 03 206F	109 bmi	RollOverTest	
206C:4C 97 21	110 atf jmp	Fail	
206F: 206F	112 RollOverTest eq	ru *	;Test 2. Do address counters roll over
206F:E6 00	113 inc	TestNum	;addrl, m, h = \$FF from previous test
2071:DE F8 BF	114 dec	addrl,X	;start with address \$FFFFE.
2074:BD FB BF	115 lda	data, X	;dec ok since \$FF -> \$FE doesn't carry
2077:9D FB BF	116 sta	data, X	;address should now be \$00000
207A:BD FA BF	117 lda	addrh,X	
207D:29 OF	118 and	#SOF	;mask off upper 4 bits
207F:1D F9 BF	119 ora	addrm,X	
2082:1D F8 BF	120 ora	addrl,X	
2085:F0 03 208A	121 beq	AddBusTest	;address was indeed \$00000
2087:4C 97 21	122 jmp	Fail	

02 S.DIAG1.SRC	slinky dia	gnostics		20-OCT-86 06:36 PAGE 5	02 S.DIAG1.SRC	slinky	diagnos	tics		20-OCT-86 06:36 PAGE 6	
208A:		******	*******	****		8 182		bpl	ab4		
208A: 208A:	125 *	a 1 three	ugh the addres	s registers to test for bus shorts	20E5:30 03 20E 20E7:4C 97 21	A 183 184 abi		bmi jmp	ClearTest Fail		
208A:			sses = 0 from		2017:40 97 21	104 dD	r di l	յաք	rall		
208A:	128 *	les adures	5565 - V 110m	previous cesc	20EA:	186 ***	*******	****	******	*********	
208A:	129 ******	*******	***********	******	20EA:	187 *					
	130 AddBus			; check for address buss shorts	20EA:		*******	****	**********	**********	
208A:E6 00	131		TestNum	Test 3	zomi.	100					
208C:A9 01	132		#1	, lebe 5	20EA: 20E	A 190 Cle	earTest	emi	*	;see if all locations clear to zero	
208E:85 45	133		CompData		20EA:20 11 22	191		jsr	clraddr	;Set address and A to 0	
2090:8A	134	txa	e emperature	Make pointer to addrl		) 192 Fil			*	;Loop & see if all locations fill to on	es
2091:18	135	clc			20ED:E6 00	193		inc	TestNum	;Test 4 = 00s. Test 5 = FFs	
2092:69 F8	136	adc	#>addrl		20EF:85 45	194		sta	CompData	;value to fill RAM with	
2094:85 42	137	sta	MPtr		20F1:A5 45	195 f1		lda	CompData		
2096:A9 C0	138	lda	#\$C0		20F3:9D FB BF	196		sta	Data, X	;write data out	
2098:85 43	139		MPtr+1		20F6:9D FB BF	197		sta	Data,X		
209A:A5 46	140		Limit	;How many bits used in high address?	20F9:9D FB BF	198		sta	Data, X		
209C:F0 04 20A2			ab1	; If 1M then test D3210	20FC:9D FB BF	199		sta	Data, X		
209E:C9 0C	142	cmp	#\$0C	; If 768K then test D3210	20FF:BD F8 BF	200		lda	addrl,X		
20A0:D0 02 20A4			ab2		2102:D0 ED 20F			bne	f1		
20A2:A9 10	144 ab1		#\$10		2104:1D F9 BF	202		ora	addrm,X	;are addrl & addrm both zero?	
20A4:4A	145 ab2		A	; If 512K then test D210 if 256K then D10	2107:D0 E8 20F			bne	f1	;no, keep going	
20A5:48	146	pha		;Save it for later	2109:20 E4 21	204		jsr	PrDot	Z = 1 if done	
20A6:A0 02	147		#2	;Walk a one thru high med and low address	210C:D0 E3 20F			bne	f1	;no, keep going	
20A8:48	148 ab3	pha	-1	6 5 J	210E:20 OB 22	206		jsr	NxtLine	;Go to next line and clear address	
20A9:20 11 22	149		clraddr	;Clear address in case of false carries	2111:BD FB BF	207 cp1		lda	Data, X	;read data back	
20AC:68	150 151	pla	(MPtr),y	Store esttern in address	2114:C5 45	208		cmp bne	CompData abFail	;Failed if ne	
20AD:91 42 20AF:48	151	sta	(MPLT), y	;Store pattern in address	2116:D0 CF 20E 2118:BD FB BF	210		lda	Data, X	;do 2 per loop for speed	
20B0:A5 45	152	pha lda	CompData	;get value to store	2118:65 45	210		CIMD	CompData	, do z per 100p 101 speed	
20B2:9D FB BF	155	sta	data, x	, get value to stole	211D:D0 C8 20E			bne	abFail		
20B5:E6 45	155		CompData	;Each address gets a different value	211F:BD F8 BF	213		lda	addrl,X		
20B7:68	156	pla	compoaca	;Get pattern back	2122:D0 ED 211			bne	cpl		
20B8:4A	157		A	;Move the 1 over. \$80 -> \$40 etc.	2124:1D F9 BF	215		ora	addrm, X	;are addrl & addrm both zero?	
20B9:D0 ED 20A8		bne	ab3	;Until all bits tested	2127:D0 E8 211			bne	cpl	;no, keep going	
20BB:91 42	159	sta	(MPtr), y	Zero out current byte	2129:20 E4 21	217		jsr	PrDot	Z = 1 if done	
20BD:6A	160		A	;0 -> \$80	212C:D0 E3 211			bne	cp1	;no, keep going	
20BE:88	161	dey			212E:20 OB 22	219		jsr	NxtLine	;Go to next line and clear address	
20BF:10 E7 20A8	162	bpl	ab3	;Loop through all 3 address registers	2131:A5 45	220		lda	CompData		
20C1:A9 01	163		#1	;Now read em all back	2133:49 FF	221	(	eor	#\$FF	;0 -> FF	
20C3:85 45	164		CompData		2135:D0 B6 20E	222	1	bne	FillTest		
20C5:68	165	pla		;Get start value for high byte							
20C6:A0 02	166		#2								
20C8:48	167 ab4	pha		<b>a</b> ) ))   ( <b>a</b> ) ( <b>b</b> ) ( <b></b>							
20C9:20 11 22	168		clraddr	;Clear address in case of false carry							
20CC:68	169	pla	()())	. 0. +							
20CD:91 42	170	sta	(MPtr),y	;Set address							
20CF:85 47 20D1:BD FB BF	171 172	sta lda	Value data,x	;Don't pha since we might abort							
20D1:BD FB BF 20D4:C5 45	172	Cmp	CompData	;Right data?							
20D4:C5 45 20D6:D0 0F 20E7	173		abfail	, right uata;							
20D8:E6 45	174	inc	CompData								
20DA:A5 47	176		Value								
20DC:4A	177		A								
			ab4								
20DD:D0 E9 20C8		sta	(MPtr).v								
	179 180	sta ror	(MPtr),y A	;0 -> \$80							

02 S.DIAG1.SRC	slinky diagno	stics		20-OCT-86 06:36 PAGE 7	02 S.DIAG1.SRC	slinky diagno	ostics		20-OCT-86 06:36 PAGE 8
2137: 2137	224 Computed		•	;each byte gets computed value		258 Pass	equ	*	;passed all the tests
2137:E6 00	225	inc	TestNum	;Test 6	2180:A9 OB	259	lda	#\$0B	
2139:A9 55	226	lda	<b>#</b> \$55	;Starting data pattern	2182:20 1D 22	260	jsr	Print	;"CARD OK"
213B:85 45	227	sta	CompData	;Address left at 0 from last test	2185:F8	261	sed		
213D:20 FD 21	228 cl	jsr	getvalue	; Value = addrm + addrh + $55.$ A = 0	2186:A5 49	262	lda	LoopCount	
2140:18	229 c2	clc			2188:18	263	clc		
2141:65 47	230	adc	Value		2189:69 01	264	adc	<b>#</b> 1	
2143:65 45	231	adc	CompData		218B:85 49	265	sta	LoopCount	
2145:9D FB BF	232	sta	data, x		218D:A5 4A	266	lda	LoopCount+1	
2148:85 45	233	sta	CompData	;Save for next add	218F:69 00	267	adc	<b>#</b> 0	
214A:BD F8 BF	234	lda	addrl,x		2191:85 4A	268	sta	LcopCount+1	
214D:D0 F1 2140	235	bne	c2		2193:D8	269	cld		
214F:BD F9 BF	236	lda	addrm, x	;Time to print a dot?	2194:4C 31 20	270	jmp	AddressTest	;loop until first failure
2152:D0 E9 213D	237	bne	c1		2197:	271 *			
2154:20 E4 21	238	jsr	PrDot	Z = 1 if done	2197: 2197	272 Fail	equ	*	;display failure message
2157:D0 E4 213D	239	bne	c1		2197:48	273	pha		;save actual data
2159:20 OB 22	240	jsr	NxtLine	;Go to next line and clear address	2198:20 42 FC	274	jsr	ClrEop	
215C:A9 55	241	ĺda	#\$55	Starting data pattern	219B:A9 0A	275	lda	#\$0A	
215E:85 45	242	sta	CompData		219D:20 1D 22	276	jsr	Print	; "CARD FAILED! <cr>"</cr>
2160:20 FD 21	243 c3	jsr	getvalue	;Now read em back	21A0:A5 00	277	lda	TestNum	
2163:18	244 c4	clc	goorano	, ion rout on buon	21A2:C9 03	278	cmp	13	
2164:65 47	245	adc	Value		21A4:B0 09 21AF	279	bcs	DataErr	;not an addressing problem
2166:65 45	246	adc	CompData		21A6:68	280	pla	Durumri	;there is no failling data really
2168:85 45	247	sta	CompData		21A7:A9 0C	281	lda	#\$0C	fenere is no railing and routing
216A:BD FB BF	248	lda	data, x		21A9:20 1D 22	282	jsr	Print	; "ADDRESS ERROR"
216D:C5 45	249	cmp	CompData	;Is it right?	21AC:4C DE 21	283	jmp	ErrCommon	, indiand hater
216F:D0 26 2197	250	bne	Fail	, is it light:	21AF:A9 0D	284 DataErr	lda	#\$0D	
2171:BD F8 BF	251	lda	addrl,x		21B1:20 1D 22	285	jsr	Print	; "DATA ERROR "
2174:D0 ED 2163	252	bne	c4		21B1:20 10 22 21B4:38	286	sec	rinc	, DAIA LEROR
2176:BD F9 BF	253	lda	addrm, x	;Time to print a dot?	2185:BD F8 BF	287	lda	addrl,X	
				, lime to print a dot:	21B8:E9 01	288	sbc	#1	;set back to actual failing value
2179:D0 E5 2160	254	bne	c3 PrDot	17 - 1 if done	21BA:48	289	pha	41	, set back to actual failing value
217B:20 E4 21	255	jsr		Z = 1 if done				addrm,X	
217E:D0 E0 2160	200	bne	c3		21BB:BD F9 BF	290	lda	#0	inversate herrous lif and
					21BE:E9 00	291	sbc	<b>F</b> U	;propagate borrows (if any)
				17	21C0:48	292	pha	addub W	
					21C1:BD FA BF	293	lda	addrh, X	where the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the set of the s
					21C4:29 OF	294	and	#\$0F	;mask off high 4 bits
					21C6:E9 00	295	sbc	<b>#</b> 0	
					21C8:20 DA FD	296	jsr	PrByte	;print as two hex digits
				16	21CB:68	297	pla	D-D-t-	and the address of here have disclose
					21CC:20 DA FD	298	jsr	PrByte	;print addrm as two hex digits
				2	21CF:68	299	pla		and the shift and have been blocks
					21D0:20 DA FD	300	jsr	PrByte	;print addrl as two hex digits
					21D3:A9 0E	301	lda	#\$0E	
					21D5:20 1D 22	302	jsr	Print	;" - "
					21D8:68	303	pla	-	;actual data
					21D9:45 45	304	eor	CompData	
					21DB:20 DA FD	305	jsr	PrByte	print failing data as two hex digits;
					21DE:A9 OF	306 ErrCommon		#\$0F	
					21E0:20 1D 22	307	jsr	Print	;" <cr>SEE DEALER FOR SERVICE<cr>"</cr></cr>
					21E3:60	308	rts		
					21E4:	309 *			
					21E4:	310 *			
					21E4:	311 *			
					21E4: 21E4	312 PrDot	equ	*	
					21E4:A9 AE	313	lda	#Dot	
					21E6:20 ED FD	314	jsr	Cout	
					21E9:AD 00 C0	315	lda	Kbd	; Is escape pressed?

02 S.DIAG1.SRC	sli	.nky diagno	ostics		20-OCT-86 06:36 PAGE 9	02 S.DIAG1.SRC	slinky diagn	ostics		20-0CT-86	06:36 PAGE 10
21EC:C9 9B	316		cmp	#ESC+\$80		223B:6D	374 375	dfb dfb	M0B-M0 M0C-M0		
21EE:D0 05 21F5			bne	noesc	. The superst waters address	223C:77					
21F0:68	318		pla		;Pop current return address	223D:84	376	dfb	MOD-MO		
21F1:68	319		pla	Web		223E:8F	377	dfb	MOE-MO		
21F2:8D 10 C0	320		sta	KStrobe		223F:92	378	dfb	MOF-MO		
		noesc	equ	*		2240:AA	379	dfb	M10-M0		
21F5:BD FA BF	322		lda	addrh, x	;Test if last dot	2241:31 20 4D 45	380 MO	dci	"1	MEG"	
21F8:29 OF	323		and	#\$OF		2246:32 35 36 CB	381 M1	dci	"256K"		
21FA:C5 46	324		cmp	Limit	;Z = 1 if last dot	224A:35 31 32 CB	382 M2	dci	"512K"		
21FC:60	325		rts		<i>x</i>	224E:37 36 38 CB	383 M3	dci	"768K"		
		getvalue		*		2252:31 38 BO	384 M4	dci	"180"		
21FD:18	327		clc			2255:34 B5	385 M5	dci	"45"		
21FE:BD F9 BF	328		lda	addrm, x		2257:39 BO	386 M6	dci	" 90 "		
2201:7D FA BF	329		adc	addrh, x		2259:31 33 B5	387 M7	dci	"135"		
2204:69 55	330		adc	#\$55		225C:4D 45 4D 4F	388 M8	asc	"MEMORY	CARD TEST"	
2206:85 47	331		sta	Value		226C:0D	389	dfb	CR		
2208:A9 00	332		lda	#0		226D:45 53 43 20	390	asc	"ESC	TO EXIT"	
220A:60	333		rts			2278:0D	391	dfb	CR		
		NxtLine	equ	*	;Go to next line and clear address	2279:54 45 53 54	392	dci	"TEST	WILL TAKE "	
220B:20 8E FD	335		jsr	Crout	2	2288:20 53 45 43	393 M9	asc		SECONDS "	
220E:20 9C FC	336		jsr	ClrEol		2290:0D	394	dfb	CR		
2211:		* fall in		raddr		2291:43 41 52 44	395	dci	"CARD	SIZE = "	
		clraddr	equ	*	;Clears the address registers	229D:0D 0D	396 MOA	dfb	CR, CR		
2211:A9 00	339		lda	<b>#</b> 0		229F:43 41 52 44	397	asc	"CARD	FAILED"	
		setaddr	equ	*	;Sets the address registers to A	22AA:OD 07 07 87	398	dfb	CR, BELL, BELL,	BELL+128	
2213:9D F8 BF	341		sta	addrl,x	;Must do in this order	22AE:OD OD	399 MOB	dfb	CR, CR		
2216:9D F9 BF	.342		sta	addrm, x	;to avoid false carry	22B0:43 41 52 44	400	asc	"CARD	OK"	
2219:9D FA BF	343		sta	addrh, x		22B7:8D	401	dfb	CR+128		
221C:60	344		rts			2288:41 44 44 52	402 MOC	dci	"ADDRESS	ERROR"	
						22C5:44 41 54 41	403 MOD	dci	"DATA	ERROR "	
221D:			*****	**********	******	22D0:20 2D A0	404 MOE	dci	-	- "	
221D:	347					22D3:0D	405 MOF	dfb	CR		
221D:	348	*******	*****	**********	*****	22D4:53 45 45 20	406	asc	"SEE	DEALER FOR S	ERVICE"
						22EA:8D	407	dfb	CR+128		
		Print	equ	*	;print message to the screen	22EB:50 41 53 53	408 M10	dci	"PASSES	= "	inter and the second second second
221D:A8	351		tay			22F4:FF CC AA 55	409 Patterns			33,333,300 ;0	ata buss patterns
221E:B9 30 22	352		lda	Messages,Y		22FA:52 69 63 68	410	asc	'Rich	Williams'	
2221:A8	353		tay	140 V		2307:63 6F 70 79	411	asc	'copyright	1986 Apple C	
2222:B9 41 22		pr1	lda	M0,Y		2329:61 6C 6C 20	412 412 maild and	asc	'all	rights reser	ved.
2225:48	355 356		pha	1000	call sharestars must have high hit out	233C: 233C 233C: 00C3	413 zsld.end	equ ds	\$23FF-*,0	make sure a	at too big
2226:09 80	350		ora jsr	#\$80 Cout	;all characters must have high bit set	2330: 0003	414	us	\$2511-",0	;make sure n	or too big
2228:20 ED FD 222B:C8	358			Cour	vindou to next abarator						
	359		iny		; index to next character						
222C:68 222D:10 F3 2222			pla bpl	prl	;last character had high bit set						
222F:60	361		rts	pri	, last character had high bit set						
		Messages		•	;table of pointers to actual messages						
2230:00	363	nessages	equ dfb	M0-M0	, cable of poincers to actual messages						
2231:05	364		dfb	M1-M0							
2232:09	365		dfb	M2-M0							
2233:0D	366		dfb	M3-M0							
2234:11	367		dfb	M4-M0							
2235:14	368		dfb	M5-M0							
2235:14	369		dfb	M6-M0							
2237:18	370		dfb	M7-M0							
	371		dfb	M8-M0							
2238:1B 2239:47	372		dfb	M9-M0							
2239:47 223A:5C	373		dfb	MOA-MO							
LLJA.JU	513		un	NVA PIV							

02 SY	MBOL TABLE	SORTED	BY	SYMBOL			20-OCT-86	06:36 PAGE	11
20A2	AB1	20A4	AB	2	20A8	AB3	20C8	AB4	
20E7	ABFAIL	208A	ADI	BUSTEST	2031	ADDRESSTE	ST BFFA	ADDRH	
BFF8	ADDRL	BFF9	ADI	DRM	2050	AT1	206C	ATF	
07	BELL	213D	C1		2140	C2	2160	C3	
2163	C4	20EA	CLI				FC9C		
FC42	CLREOP	45	CON	PDATA	?2137	COMPUTED	FDED	COUT	
2111	CP1	FD8E	CRO	TUC	0D	CR	25	CV	
BFFB	DATA	21AF	DAT	TAERR	AE	DOT	21DE	ERRCOMMON	
1B	ESC	20F1	F1		2197	FAIL	20ED	FILLTEST	
21FD	GETVALUE	FC58	HON	Æ	C000	KBD	C010	KSTROBE	
46	LIMIT	49	LOC	PCOUNT	229D	MOA	22AE	MOB	
22B8	MOC	22D0	MOI	2	2241	MO	22C5	MOD	
22D3	MOF	2246	M1		22EB	M10	224A	M2	
224E	M3	2252	M4		2255	M5	2257	M6	
2259	M7	225C	M8		2288			MESSAGES	
42	MPTR	21F5	NO	SC	03B8	NUMBANKS	220B	NXTLINE	
?2180	PASS	22F4	PAT	TERNS	04B8	POWER2	0438	POWERUP	
2222	PR1	FDDA	PRE	BYTE	21E4	PRDOT	221D	PRINT	
206F	ROLLOVERTEST	2213	SET	ADDR	2000	STARTTEST	00	TESTNUM	
47	VALUE	?233C	ZSI	D.END					

02 SYMBOL TABLE	SORTED BY	ADDRESS		20-0	CT-86	06:36 PAGE 12
00 TESTNUM	07 BE	LL	0D	CR	1B	ESC
25 CV	42 MP	TR	45	COMPDATA	46	LIMIT
47 VALUE						
0438 POWERUP	04B8 PO	WER2 ?	2000	STARTTEST	2031	ADDRESSTEST
2050 AT1	206C AT	F	206F	ROLLOVERTEST	208A	ADDBUSTEST
20A2 AB1	20A4 AB	2	20A8	AB3	20C8	AB4
20A2 AB1 20E7 ABFAIL	20EA CL	EARTEST	20ED	FILLTEST	20F1	F1
2111 CP1	?2137 CO	MPUTED	213D	C1	2140	C2
2160 C3	2163 C4	?	2180	PASS	2197	FAIL
2111 CP1 2160 C3 21AF DATAERR	21DE ER	RCOMMON	21E4	PRDOT	21F5	NOESC
21FD GETVALUE	220B NX	TLINE	2211	CLRADDR	2213	SETADDR
221D PRINT	2222 PR	1	2230	MESSACES	2241	MO
2246 M1 2255 M5 2288 M9	224A M2		224E	M3	2252	M4
2255 M5	2257 M6		2259	M7	225C	M8
2288 M9	229D MO	A	22AE	MOB	22B8	MOC
22C5 M0D	22D0 M01	2	22D3	MOF	22EB	M10
22F4 PATTERNS	2233C ZS	LD.END	BFF8	ADDRL	BFF9	ADDRM
BFFA ADDRH						
FC42 CLREOP	FC58 HO	Æ	FC9C	CLREOL	FD8E	CROUT
FDDA PRBYTE ** SUCCESSFUL ASSI ** ASSEMBLER CREAT	FDED CO	JT				
** SUCCESSFUL ASS	EMBLY := NO	ERRORS				
** ASSEMBLER CREAT	TED ON 15-J	AN-84 21:28				
** TOTAL LINES AS:	SEMBLED 4	17				

\*\* FREE SPACE PAGE COUNT 82



**accumulator:** The register in the 65C02 microprocessor where most computations are performed.

# ACIA: Acronym for Asynchronous

Communications Interface Adapter. A single chip that converts data from parallel to serial form and vice versa. An ACIA handles serial transmission and reception and RS-232-C signals under the control of its internal registers, which can be set and changed by firmware or software.

acronym: A word formed from the initial letters of a name or phrase, such as ROM (from readonly memory).

# ADC: See analog-to-digital converter.

**address:** A number that specifies the location of a single **byte** of memory. Addresses can be given as decimal integers or as hexadecimal integers. A 64K system has addresses ranging from 0 to 65535 (in decimal) or from \$0000 to \$FFFF (in hexadecimal).

**algorithm:** A step-by-step procedure for solving a problem or accomplishing a task.

# American Simplified Keyboard: See Dvorak keyboard.

**analog:** Varying smoothly and continuously over a range, rather than changing in discrete jumps. For example, a conventional 12-hour clock face is an analog device that shows the time of day by the continuously changing position of the clock's hands. Compare **digital.**  **analog data:** Data in the form of continuously variable quantities. Compare **digital data.** 

**analog signal:** A signal that varies continuously over time, rather than being sent and received in discrete intervals. Compare **digital signal**.

**analog-to-digital converter (ADC):** A device that converts quantities from analog to digital form. For example, computer hand controls convert the position of the control dial (an analog quantity) into a discrete number (a digital quantity) that changes stepwise even when the dial is turned smoothly.

**AND:** A logical operator that produces a true result if both its operands are true, and a false result if either or both its operands are false. Compare **OR, NOT, exclusive OR.** 

**ANSI:** Acronym for *American National Standards Institute*, which sets standards for many technical fields and is the most common standard for computer terminals.

**Apple I:** The first Apple computer. It was built in a garage in California by Steve Jobs and Steve Wozniak.

**Applesoft BASIC:** The Apple II dialect of the BASIC programming language. An interpreter for creating and executing Applesoft BASIC programs is built into the firmware of computers in the Apple II family. See also **BASIC, Integer BASIC.**  **Apple III:** An Apple computer; part of the Apple II family. The Apple III offered a built-in disk drive and built-in RS-232-C (serial) port. Its memory was expandable to 256K.

**Apple II:** A family of computers, including the original Apple II, the Apple II Plus, the Apple IIe, the Apple IIc, and the Apple IIGS. The original Apple II used Integer BASIC instead of Applesoft BASIC, and it required a keyboard command (PR#6) in order to start up from a disk.

**Apple IIc:** A transportable personal computer in the Apple II family, with a disk drive and 80-column display capability built in.

**Apple IIe:** A personal computer in the Apple II family with seven expansion slots and an auxiliary memory slot that allow the user to enhance the computer's capabilities with peripheral and auxiliary cards. The Apple IIe has been improved and enhanced over the years.

**Apple IIe 80-Column Text Card:** A peripheral card that plugs into the Apple IIe's auxiliary memory slot and allows the computer to display either 40 or 80 characters per line.

**Apple IIe Extended 80-Column Text Card:** A peripheral card that plugs into the Apple IIe's auxiliary memory slot and allows the computer to display either 40 or 80 characters per line while extending the computer's memory capacity by 64K.

**Apple IIGS:** A powerful new member of the Apple II family. The Apple IIGS uses a 16-bit microprocessor and has 256K of RAM. It has slots like the Apple IIe and ports like the Apple IIc, and contains a 15-voice custom sound chip.

**Apple II Pascal:** A software system for the Apple II family that lets you create and execute programs written in the Pascal programming language. Apple II Pascal was adapted by Apple Computer from the University of California, San Diego, Pascal Operating System (UCSD Pascal). **Apple II Plus:** A personal computer in the Apple II family with expansion slots that allow the user to enhance the computer's capabilities with peripheral and auxiliary cards.

**application program:** A program written for some specific purpose, such as word processing, data base management, graphics, or telecommunication. Compare **system program.** 

**argument:** A value on which a function or statement operates; it can be a number or a variable. For example, in the BASIC statement VTAB 10, the number 10 is the argument. Compare **operand.** 

**arithmetic expression:** A combination of numbers and arithmetic operators (such as 3 + 5) that indicates some operation to be carried out.

arithmetic operator: An operator, such as +, that combines numeric values to produce a numeric result. Compare logical operator, relational operator.

**ASCII**: Acronym for *American Standard Code for Information Interchange;* pronounced "ASKee." A code in which the numbers from 0 to 127 stand for text characters. ASCII code is used for representing text inside a computer and for transmitting text between computers or between a computer and a peripheral device. Compare **EBCDIC.** 

**assembler:** A language translator that converts a program written in assembly language into an equivalent program in machine language. The opposite of a **disassembler**.

**assembly language:** A low-level programming language in which individual machine-language instructions are written in a symbolic form that's easier to understand than machine language itself. Each assembly-language instruction produces one machine-language instruction. See also **machine language**. **asynchronous:** Not synchronized by a mutual timing signal or clock. Compare **synchronous.** 

**asynchronous transmission:** A method of data transmission in which the receiving and sending devices don't share a common timer, and no timing data is transmitted. Each information character is individually synchronized, usually by the use of start and stop bits. The time interval between characters isn't necessarily fixed. Compare **synchronous transmission.** 

**auxiliary slot:** The special expansion slot inside the Apple IIe used for the Apple IIe 80-Column Text Card or Extended 80-Column Text Card, and also for the **RGB monitor** card. The slot is labeled AUX. CONNECTOR on the circuit board.

**back panel:** The rear surface of the computer, which includes the power switch, the power connector, and connectors for peripheral devices.

**bandwidth:** The range of frequencies a device can handle. Bandwidth and maximum data transfer rate are directly proportional. For example, a video monitor's greater bandwidth allows it to display more information per scan frame than most home television sets can. To display 80 columns of text, a monitor should have a bandwidth of at least 12 MHz.

base address: In *indexed addressing*, the fixed component of an address.

**BASIC:** Acronym for *Beginners All-purpose Symbolic Instruction Code.* BASIC is a high-level programming language designed to be easy to learn. Two versions of BASIC are available from Apple Computer for use with all Apple II-family systems: Applesoft BASIC (built into the firmware) and Integer BASIC.

**baud:** A unit of data transmission speed: the number of discrete signal state changes per second. Often, but not always, equivalent to *bits per second*. Compare **bit rate**.

**binary:** Characterized by having two different components, or by having only two alternatives or values available; sometimes used synonymously with **binary system**.

**binary digit:** The smallest unit of information in the binary number system; a 0 or a 1. Also called a **bit.** 

**binary operator:** An operator that combines two operands to produce a result. For example, + is a binary arithmetic operator; < is a binary relational operator; OR is a binary logical operator. Compare **unary operator.** 

**binary system:** The representation of numbers in the base-2 system, using only the two digits 0 and 1. For example, the numbers 0, 1, 2, 3, and 4 become 0, 1, 10, 11, and 100 in binary notation. The binary system is commonly used in computers because the values 0 and 1 can easily be represented in a variety of ways, such as the presence or absence of current, positive or negative voltage, or a white or black dot on the display screen. A single binary digit—a 0 or a 1—is called a **bit.** Compare **decimal, hexadecimal.** 

**bit:** A contraction of *binary digit.* The smallest unit of information that a computer can hold. The value of a bit (1 or 0) represents a simple two-way choice, such as yes or no, on or off, positive or negative, something or nothing. See also **binary system.** 

**bit rate:** The speed at which bits are transmitted, usually expressed as *bits per second*, or *bps*. Compare **baud**.

bits per second: See bit rate.

### board: See printed-circuit board.

**body:** In BASIC, the statements or instructions that make up a part of a program, such as a loop or a subroutine.

**boot:** Another way to say **start up.** A computer boots by loading a program into memory from an external storage medium such as a disk. Starting up is often accomplished by first loading a small program, which then reads a larger program into memory. The program is said to "pull itself up by its own bootstraps"—hence the term *bootstrapping* or *booting*.

### boot disk: See startup disk.

# bootstrap: See boot.

# bps: See bit rate.

**branch:** (v) To pass program control to a line or statement other than the next in sequence. (n) A statement that performs a branch. See **conditional branch, unconditional branch.** 

**BREAK:** A SPACE (0) signal, sent over a communication line, of long enough duration to interrupt the sender. This signal is often used to end a session with a time-sharing service. BREAK is also used in BASIC to stop execution of a program; it's generated by pressing Control-C.

**BRK:** A "software interrupt." An instruction that causes the 6502 or 65C02 microprocessor to halt. Pronounced "break."

**buffer:** A "holding area" of the computer's memory where information can be stored by one program or device and then read at a different rate by another; for example, a print buffer. In editing functions, an area in memory where deleted (cut) or copied data is held. In some applications, this area is called the *Clipboard*.

**bug:** An error in a program that causes it not to work as intended. The expression reportedly comes from the early days of computing when an itinerant moth shorted a connection and caused a breakdown in a room-size computer.

**bus:** A group of wires or circuits that transmit related information from one part of a computer system to another. In a network, a line of cable with connectors linking devices together. A bus network has a beginning and an end. (It's not in a closed circle or T shape.)

**byte:** A unit of information consisting of a fixed number of **bits.** On Apple II systems, one byte consists of a series of eight bits, and a byte can represent any value between 0 and 255. The sequence represents an instruction, letter, number, punctuation mark, or other character. See also **kilobyte, megabyte.** 

**cable:** An insulated bundle of wires with connectors on the ends; the number of wires varies with the type of connection. Examples are serial cables, disk drive cables, and AppleTalk cables.

**call:** (v) To request the execution of a subroutine, function, or procedure. (n) A request from the keyboard or from a procedure to execute a named procedure. See **procedure**.

**carriage return:** An ASCII character (decimal 13) that ordinarily causes a printer or display device to place the next character on the left margin.

**carrier:** The background signal on a communication channel that is modified to carry information. Under RS-232-C rules, the carrier signal is equivalent to a continuous MARK (1) signal; a transition to 0 then represents a start bit.

**carry flag:** A status bit in the 6502 or 65C02 microprocessor, used as a ninth bit with the eight accumulator bits in addition, subtraction, rotation, and shift operations.

cathode-ray tube (CRT): An electronic device, such as a television picture tube, that produces images on a phosphor-coated screen. The phosphor coating emits light when struck by a focused beam of electrons. A common display device used with personal computers. **central processing unit (CPU):** The "brain" of the computer; the microprocessor that performs the actual computations in machine language. See **microprocessor.** 

**character:** Any symbol that has a widely understood meaning and thus can convey information. Some characters—such as letters, numbers, and punctuation—can be displayed on the monitor screen and printed on a printer. Compare **control character**.

character code: A number used to represent a character for processing by a computer system.

**character set:** The entire set of characters that can be either shown on a monitor or used to code computer instructions. In a printer, the entire set of characters that the printer is capable of printing.

#### chip: See integrated circuit.

**Clear To Send:** An RS-232-C signal from a DCE to a DTE that is normally kept false until the DCE makes it true, indicating that all circuits are ready to transfer data out. See **Data Communication Equipment, Data Terminal Equipment.** 

**code:** (1) A number or symbol used to represent some piece of information. (2) The statements or instructions that make up a program.

**cold start:** The process of starting up the Apple II when the power is first turned on (or as if the power had just been turned on) by loading the operating system into main memory, and then loading and running a program. Compare **warm start.** 

**column:** A vertical arrangement of graphics points or character positions on the display.

**command:** An instruction that causes the computer to perform some action. A command can be typed from a keyboard, selected from a menu with a hand-held device (such as a mouse), or embedded in a program.

**command character:** An ASCII character, usually Control-A or Control-I, that causes the serial port firmware to interpret subsequent characters as commands.

**command register:** An ACIA location (at \$C09A for port 1 and \$C0AA for port 2) that stores parity type and RS-232-C signal characteristics.

**compiler:** A language translator that converts a program written in a high-level programming language (source code) into an equivalent program in some lower-level language such as machine language (object code) for later execution. Compare **interpreter.** 

**composite video:** A video signal that includes both display information and the synchronization (and other) signals needed to display it. See **RGB monitor.** 

**computer:** An electronic device that performs predefined (programmed) computations at high speed and with great accuracy. A machine that is used to store, transfer, and transform information.

# computer language: See programming language.

**computer system:** A computer and its associated hardware, firmware, and software.

**conditional branch:** A **branch** whose execution depends on the truth of a condition or the value of an expression. Compare **unconditional branch**.

**configuration:** (1) The total combination of hardware components—CPU, video display device, keyboard, and peripheral devices—that make up a computer system. (2) The software settings that allow various hardware components of a computer system to communicate with each other.

connector: A plug, socket, jack, or port.

**constant:** In a program, a symbol that represents a fixed, unchanging value. Compare **variable**.

**control character:** A nonprinting character that controls or modifies the way information is printed or displayed. In the Apple II family, control characters have ASCII values between 0 and 31, and are typed from a keyboard by holding down the Control key while pressing some other key. In the Macintosh family, the Command key performs a similar function.

**control code:** One or more nonprinting characters—included in a text file—whose function is to change the way a printer prints the text. For example, a program may use certain control codes to turn boldface printing on and off. See **control character.** 

**control key:** A general term for a key that controls the operation of other keys; for example, Apple, Caps Lock, Control, Option, and Shift. When you hold down or engage a control key while pressing another key, the combination makes that other key behave differently. Also called a *modifier key*.

**Control key:** A specific key on Apple II-family keyboards that produces **control characters** when used in combination with other keys.

**controller card:** A peripheral card that connects a device such as a printer or disk drive to a computer's main logic board and controls the operation of the device.

**control register:** An ACIA location ( at \$C09B for port 1 and \$C0AB for port 2) that stores data format and baud rate selections.

**Control-Reset:** A combination keystroke on Apple II–family computers that usually causes an Applesoft BASIC program or command to stop immediately. If a program disables the Control-Reset feature, you need to turn the computer off to get the program to stop.

**copy protect:** To make a disk uncopyable. Software publishers frequently try to copy protect their disks to prevent them from being illegally duplicated by software pirates. Compare **write protect.**  CPU: See central processing unit.

CRT: See cathode-ray tube.

CTS: See Clear To Send.

**crash:** To cease to operate unexpectedly, possibly destroying information in the process.

**current input device:** The source, such as the keyboard or a modem, from which a program is currently receiving its input.

**current output device:** The destination, such as the display screen or a printer, currently receiving a program's output.

**cursor:** A symbol displayed on the screen marking where the user's next action will take effect or where the next character typed from the keyboard will appear.

# DAC: See digital-to-analog converter.

**data:** Information, especially information used or operated on by a program. The smallest unit of information a computer can understand is a **bit**.

**data bits:** The bits in a communication transfer that contain information. Compare **start bit**, **stop bit.** 

**Data Carrier Detect (DCD):** An RS-232-C signal from a DCE (such as a modem) to a DTE (such as an Apple IIe) indicating that a communication connection has been established. See **Data Communication Equipment, Data Terminal Equipment.** 

**Data Communication Equipment (DCE):** As defined by the RS-232-C standard, any device that transmits or receives information. Usually this device is a **modem.** 

**data format:** The form in which data is stored manipulated, or transferred.

data set: A device that modulates, demodulates, and controls signals transferred between business machines and communication facilities. A form of modem. **Data Set Ready (DSR):** An RS-232-C signal from a DCE to a DTE indicating that the DCE has established a connection. See **Data Communication Equipment, Data Terminal Equipment.** 

**Data Terminal Equipment (DTE):** As defined by the RS-232-C standard, any device that generates or absorbs information, thus acting as an endpoint of a communication connection. A computer might serve as a DTE.

**Data Terminal Ready (DTR):** An RS-232-C signal from a DTE to a DCE indicating a readiness to transmit or receive data. See **Data Communication Equipment, Data Terminal Equipment.** 

DCD: See Data Carrier Detect.

DCE: See Data Communication Equipment.

**debug:** A colloquial term that means to locate and correct an error or the cause of a problem or malfunction in a computer program. Compare **troubleshoot.** See also **bug.** 

**decimal:** The common form of number representation used in everyday life, in which numbers are expressed in in the base-10 system, using the ten digits 0 through 9. Compare **binary**, **hexadecimal**.

**default:** A preset response to a question or prompt. The default is automatically used by the computer if you don't supply a different response. Default values prevent a program from stalling or crashing if no value is supplied by the user.

**deferred execution:** The execution of a BASIC program instruction that is part of a complete program. The program instruction is executed only when the complete program is run. You defer execution of the instruction by preceding it with a program line number. The complete program executes consecutive instructions in numerical order. Compare **immediate execution**. **Delete key:** A key on the upper-right corner of the Apple IIe and IIc keyboards that erases the character immediately preceding (to the left of) the cursor. Similar to the Macintosh Backspace key.

**delimiter:** A character that is used for punctuation to mark the beginning or end of a sequence of characters, and which therefore is not considered part of the sequence itself. For example, Applesoft BASIC uses the double quotation mark (") as a delimiter for string constants: the string "DOG" consists of the three characters *D*, *O*, and *G*, and does not include the quotation marks.

**demodulate:** To recover the information being transmitted by a modulated signal. For example, a conventional radio receiver demodulates an incoming broadcast signal to convert it into the sound emitted by the radio's speaker. Compare **modulate.** 

device: Frequently used as a short form of peripheral device.

**device driver:** A program that manages the transfer of information between the computer and a peripheral device.

#### device handler: See device driver.

**digit:** (1) One of the characters 0 through 9, used to express numbers in decimal form. (2) One of the characters used to express numbers in some other form, such as 0 and 1 in binary or 0 through 9 and A through F in hexadecimal.

**digital:** Represented in a discrete (noncontinuous) form, such as numerical digits or integers. For example, contemporary digital clocks show the time as a digital display (such as 2:57) instead of using the positions of a pair of hands on a clock face. Compare **analog.** 

**digital data:** Data that can be represented by digits—that is, data that are discrete rather than continuously variable. Compare **analog data**.

**digital signal:** A signal that is sent and received in discrete intervals. A signal that does not vary continuously over time. Compare **analog signal**.

**digital-to-analog converter:** A device that converts quantities from digital to analog form.

# DIP: See dual in-line package.

**DIP switches:** A bank of tiny switches, each of which can be moved manually one way or the other to represent one of two values (usually on and off). See **dual in-line package.** 

**disassembler:** A language translator that converts a machine-language program into an equivalent program in assembly language, which is easier for programmers to understand. The opposite of an **assembler.** 

**disk:** An information-storage medium consisting of a flat, circular, magnetic surface on which information can be recorded in the form of small magnetized spots, in a manner similar to the way sounds are recorded on tape. See **floppy disk**, hard disk.

disk-based: See disk-resident.

**disk controller card:** A peripheral card that provides the connection between one or two disk drives and the computer. This connection, or interface, is built into both the Apple IIc and Macintosh-family computers.

**disk drive:** The device that holds a disk, retrieves information from it, and saves information to it.

**disk envelope:** A removable, protective paper sleeve used when handling or storing a 5.25-inch disk. It must be removed before you insert the disk in a disk drive. Compare **disk jacket.** 

**disk jacket:** A permanent, protective covering for a disk. 5.25-inch disks have flexible, paper or plastic jackets; 3.5-inch disks have hard plastic jackets. The disk is never removed from the jacket. Compare **disk envelope**. **Disk Operating System (DOS):** An optional software system for the Apple II family of computers that enables the computer to control and communicate with one or more disk drives. The acronym *DOS* rhymes with *boss*.

**disk-resident:** An adjective describing a program that does not remain in memory. The computer retrieves all or part of the program from the disk, as needed. Sometimes called *disk-based*. Compare **memory-resident.** 

**Disk II drive:** An older type of disk drive made and sold by Apple Computer for use with the Apple II, II Plus, and IIe. It uses 5.25-inch disks.

**display:** (1) A general term to describe what you see on the screen of your display device when you're using a computer; from the verb form, which means "to place into view." (2) Short for a display device.

**display color:** The color currently being used to draw high-resolution or low-resolution graphics on the display screen.

**display device:** A device that displays information, such as a television set or video monitor.

**display screen:** The screen of the monitor; the area where you view text and pictures when using the computer.

**DOS 3.2:** An early Apple II operating system. DOS stands for **Disk Operating System;** 3.2 is the version number. Disks formatted using DOS 3.2 have 13 sectors per track.

**DOS 3.3:** An operating system used by the Apple II family of computers. DOS stands for **Disk Operating System;** 3.3 is the version number. Disks formatted with DOS 3.3 have 16 sectors per track.

drive: See disk drive.

DSR: See Data Set Ready.

DTE: See Data Terminal Equipment.

#### DTR: See Data Terminal Ready.

dual in-line package (DIP): An integrated circuit packaged in a narrow rectangular box with a row of metal pins along each side. **DIP switches** on the box allow you to change settings. For example, ImageWriter printer DIP switches control functions such as line feed, form length, and **baud** setting.

**Dvorak keyboard:** An alternate keyboard layout, also known as the *American Simplified Keyboard*, which increases typing speed because the keys most often used are in the positions easiest to reach. Compare **QWERTY keyboard**.

**EBCDIC:** Acronym for *Extended Binary-Coded Decimal Interchange Code;* pronounced "EB-sidik." A code used by IBM that represents each letter, number, special character, and control character as an 8-bit binary number. EBCDIC has a character set of 256 8-bit characters. Compare **ASCII.** 

effective address: In machine-language programming, the address of the memory location on which a particular instruction operates, which may be arrived at by indexed addressing or some other addressing method.

**80-column text card:** A peripheral card that allows the Apple II, Apple II Plus, and Apple IIe to display text in either 40 columns or 80 columns.

**80/40-column switch:** A switch that controls the maximum number of columns or characters across the screen. A television can legibly display a maximum of 40 characters across the screen, whereas a video monitor can display 80 characters.

**embedded:** Contained within. For example, the string 'HUMPTY DUMPTY' is said to contain an embedded space.

**emulate:** To operate in a way identical to a different system. For example, the Apple II 2780/3780 Protocol Emulator and the Apple II 3270 BSC Protocol Emulator, together with the Apple Communications Protocol Card (ACPC), allow the Apple II, Apple II Plus, or Apple IIe to emulate the operations of IBM 3278 and 3277 terminals and 3274 and 3271 control units.

**emulation mode:** A mode of operation in which the computer is emulating the operation of another computer or interface. See **emulate.** 

end-of-command mark: A punctuation mark used to separate commands sent to a peripheral device such as a printer or plotter. Also called a *command terminator*.

**end-of-line character:** A character which indicates that the preceding text constitutes a full line.

**error code:** A number or other symbol representing a type of error.

**error message:** A message displayed or printed to tell you of an error or problem in the execution of a program or in your communication with the system. An error message is often accompanied by a beep.

**escape character:** An ASCII character that, with many programs and devices, allows you to perform special functions when used in combination keypresses.

**escape code:** A sequence of characters that begins with an ESCAPE character and constitutes a complete command. Usually synonymous with **escape sequence.** 

**Escape key:** A key on Apple II-family computers that generates the ESCAPE character. The Escape key is labeled *Esc.* In many applications, pressing Esc allows you to return to a previous **menu** or to stop a procedure.

**escape mode:** A state of the Apple IIe and IIc entered by pressing the Esc key and certain other keys. The other keys take on special meanings for positioning the cursor and controlling the display of text on the screen.

**escape sequence:** A sequence of keystrokes, beginning with the Esc key. In **escape mode**, escape sequences are used for positioning the cursor and controlling the display of text on the screen. Escape sequences are also used as codes to control printers.

# Esc key: See Escape key.

even/odd parity check: In data transmission, a check that tests whether the number of 1 bits in a group of binary digits is even (even parity check) or odd (odd parity check).

even parity: In data transmission, the use of an extra bit set to 0 or 1 as necessary to make the total number of 1 bits an even number; used as a means of error checking. Compare MARK parity, odd parity.

**exclusive OR:** A logical operator that produces a true result if one of its operands is true and the other false, and a false result if its operands are both true or both false. Compare **OR**, **AND**, and **NOT**.

**execute:** To perform the actions specified by a program command or sequence of commands.

**expansion slot:** A connector into which you can install a peripheral card. Sometimes called a *peripheral slot.* See also **auxiliary slot.** 

**expression:** A formula in a program that defines a calculation to be performed.

FIFO: Acronym for "first in, first out" order, as in a queue.

**file:** Any named, ordered collection of information stored on a disk. Application programs and operating systems on disks are files. You make a file when you create text or graphics, give the material a name, and save it to disk.

**firmware:** Programs stored permanently in readonly memory (ROM). Such programs (for example, the Applesoft Interpreter and the Monitor program) are built into the computer at the factory. They can be executed at any time but cannot be modified or erased from main memory. Compare **hardware, software.** 

**fixed-point:** A method of representing numbers inside the computer in which the decimal point (more correctly, the binary point) is considered to occur at a fixed position within the number. Typically, the point is considered to lie at the right end of the number so that the number is interpreted as an **integer.** Compare **floatingpoint.** 

**flag:** A variable whose value (usually 1 or 0, standing for *true* or *false*) indicates whether some condition holds or whether some event has occurred. A flag is used to control the program's actions at some later time.

**floating-point:** A method of representing numbers inside the computer in which the decimal point (more correctly, the binary point) is permitted to "float" to different positions within the number. Some of the bits within the number itself are used to keep track of the point's position. Compare **fixed-point.** 

**floppy disk:** A **disk** made of flexible plastic, as compared to a **hard disk**, which is made of metal. The term *floppy* is now usually applied only to disks with thin, flexible **disk jackets**, such as 5.25inch disks. With 3.5-inch disks, the disk itself is flexible, but the jacket is made of hard plastic; thus, 3.5-inch disks aren't particularly "floppy."

**format:** (n) (1) The form in which information is organized or presented. (2) The general shape and appearance of a printed page, including page size, character width and spacing, line spacing, and so on. (v) To divide a disk into tracks and sectors where information can be stored. Blank disks must be formatted before you can save information on them for the first time; same as **initialize**. form feed: An ASCII character (decimal 12) that causes a printer or other paper-handling device to advance to the top of the next page.

Fortran: Short for Formula Translator. A highlevel programming language especially suitable for applications requiring extensive numerical calculations, such as in mathematics, engineering, and the sciences.

framing error: In serial data transfer, the absence of the expected stop bit(s) at the end of a received character.

**frequency:** In alternating current (AC) signals, the number of complete cycles transmitted per second. Frequency is usually expressed in hertz (cycles per second), kilohertz (kilocycles per second), or megahertz (megacycles per second). In acoustics, frequency of vibration determines musical pitch. Compare **duration**.

full duplex: A four-wire communication circuit or protocol that allows two-way data transmission between two points at the same time. Compare half duplex.

function: A preprogrammed calculation that can be carried out on request from any point in a program. A function takes in one or more arguments and returns a single value. It can therefore be embedded in an expression.

game I/O connector: A 16-pin connector inside the Apple II, II Plus, and IIe, originally designed for connecting hand controls to the computer, but also used for connecting some other peripheral devices. Compare hand control connector.

graph: A pictorial representation of data.

**graphics:** (1) Information presented in the form of pictures or images. (2) The display of pictures or images on a computer's display screen. Compare **text.** 

**half duplex:** A two-wire communication circuit or protocol designed for data transmission in either direction but not both directions simultaneously. Compare **full duplex.** 

hand control connector: A 9-pin connector on the back panel of the Apple IIe and IIc computers, used for connecting hand controls to the computer. Compare game I/O connector.

hand controller: Peripheral devices, with rotating dials and push buttons. Hand controllers are used to control game-playing programs, but they can also be used in other applications.

**hang:** To cease operation because either an expected condition is not satisfied or an infinite loop is occurring. A computer that's hanging is called a *hung system*. Compare **crash**.

hard disk: A disk made of metal and sealed into a drive or cartridge. A hard disk can store very large amounts of information compared to a **floppy** disk.

hard disk drive: A device that holds a hard disk, retrieves information from it, and saves information to it. Hard disks made for microprocessors are permanently sealed into the drives.

hardware: In computer terminology, the machinery that makes up a computer system. Compare firmware, software.

**hertz:** The unit of frequency of vibration or oscillation, defined as the number of *cycles per seoond*. Named for the physicist Heinrich Hertz and abbreviated *Hz*. The 6502 microprocessor used in the Apple II systems operates at a clock frequency of about 1 million hertz, or 1 megahertz (MHz). The 68000 microprocessor used in the Macintosh operates at 7.8336 MHz. hexadecimal: The representation of numbers in the base-16 system, using the ten digits 0 through 9 and the six letters A through F. For example, the decimal numbers 0, 1, 2, 3, 4, ... 8, 9, 10, 11, ... 15, 16, 17 would be shown in hexadecimal notation as 00, 01, 02, 03, 04, ... 08, 09, 0A, 0B, ... 0F, 10, 11. Hexadecimal numbers are easier for people to read and understand than are binary numbers, and they can be converted easily and directly to binary form. Each hexadecimal digit corresponds to a sequence of four **binary digits**, or bits. Hexadecimal numbers are usually preceded by a dollar sign (\$).

**high ASCII characters:** ASCII characters with decimal values of 128 to 255. Called *high ASCII* because their high bit (first binary digit) is set to 1 (for *on*) rather than 0 (for *off*).

high-level language: A programming language that is relatively easy for people to understand. A single statement in a high-level language typically corresponds to several instructions of machine language. High-level languages available from Apple Computer include BASIC, Pascal, Instant Pascal, Logo, Pilot, SuperPILOT, and Fortran. Compare **low-level language.** 

high-order byte: The more significant half of a memory address or other two-byte quantity. In the 6502 microprocessor used in the Apple II family of computers, the **low-order byte** of an address is usually stored first, and the high-order byte second. In the 68000 microprocessors used in the Macintosh family, the high-order byte is stored first.

high-resolution graphics: The display of graphics on a screen as a six-color array of points, 280 columns wide and 192 rows high. When a text window is in use, the visible high-resolution graphics display is 280 by 160 points.

**hold time:** In computer circuits, the amount of time a signal must remain valid after some related signal has been turned off. Compare **setup time.** 

#### Hz: See hertz.

#### IC: See integrated circuit.

**immediate execution:** The execution of a program statement as soon as it is typed. In BASIC, immediate execution occurs when the line is typed without a line number; immediate execution allows you to try out nearly every statement immediately to see how it works. Compare **deferred execution**.

**implement:** To put into practical effect, as to *implement* a plan. For example, a language translator implements a particular language.

**IN#:** This command designates the source of subsequent input characters. It can be used to designate a device in a slot or a machine-language routine as the source of input.

**index:** (1) A number used to identify a member of a list or table by its sequential position. (2) A list or table whose entries are identified by sequential position. (3) In machine-language programming, the variable component of an indexed address, contained in an index register and added to the base address to form the effective address.

**indexed addressing:** A method used in machine language programming to specify memory addresses. See also **memory location.** 

index register: A register in a computer processor that holds an index for use in indexed addressing. The 6502 microprocessor used in the Apple II family of computers has two index registers, called the X register and the Y register. The 68000 microprocessor used in Macintosh-family computers has 16 registers that can be used as index registers.

index variable: A variable whose value changes on each pass through a loop. Often called *control variable* or *loop variable*.

**infinite loop:** A section of a program that will repeat the same sequence of actions indefinitely.

Initialize: (1) To set to an initial state or value in preparation for some computation. (2) To prepare a blank disk to receive information by organizing its surface into tracks and sectors; same as format.

**initialized disk:** A disk that has been organized into tracks and sectors by the computer and is therefore ready to store information.

**input:** Information transferred into a computer from some external source, such as the keyboard, a disk drive, or a modem.

**input/output (I/O):** The process by which information is transferred between the computer's memory and its keyboard or peripheral devices.

**input routine:** A machine-language routine; the standard input routine reads characters from the keyboard. A different input routine might, for example, read them from an external terminal.

**instruction:** A unit of a machine-language or assembly-language program corresponding to a single action for the computer's processor to perform.

integer: A whole number in fixed-point form. Compare real number.

**Integer BASIC:** A version of the BASIC programming language used by the Apple II family of computers. Integer BASIC is older than Applesoft BASIC and is capable of processing numbers in integer (fixed-point) form only. Many games are written in Integer BASIC because its instructions can be executed very quickly. Compare **Applesoft BASIC**.

**integrated circuit:** An electronic circuit—including components and interconnections—entirely contained in a single piece of semiconducting material, usually silicon. Often referred to as an *IC* or a *chip*. **interface:** (1) The point at which independent systems or diverse groups interact. The devices, rules, or conventions by which one component of a system communicates with another. Also, the point of communication between a person and a computer. (2) The part of a program that defines constants, variables, and data structures, rather than procedures.

**interface card:** A peripheral card that implements a particular interface (such as a parallel or serial interface) by which the computer can communicate with a peripheral device such as a printer or modem.

**interpreter:** A language translator that reads a program instruction by instruction and immediately translates each instruction for the computer to carry out. Compare **compiler.** 

**interrupt:** A temporary suspension in the execution of a program that allows the computer to perform some other task, typically in response to a signal from a peripheral device or other source external to the computer.

**inverse video:** The display of text on the computer's display screen in the form of dark dots on a light (or other single phosphor color) background, instead of the usual light dots on a dark background.

#### I/O: See input/output.

**I/O device:** Input/output device. A device that transfers information into or out of a computer. See **input, output, peripheral device.** 

**I/O link:** A fixed location that contains the address of an input/output subroutine in the computer's Monitor program.

**IWM:** "Integrated Woz Machine"; the custom chip that controls Apple's 3.5-inch disk drives.

**joystick:** A peripheral device with a lever, typically used to move creatures and objects in game programs; a joystick can also used in applications such as computer-aided design and graphics programs.

# K: See kilobyte.

**keyboard:** The set of keys, similar to a typewriter keyboard, used for entering information into the computer.

**keyboard input connector:** The connector inside the Apple II family of computers by which the keyboard is connected to the computer.

**keyword:** A special word or sequence of characters that identifies a particular type of statement or command, such as *RUN*, *BRUN*, or *PRINT*.

**kilobyte (K):** A unit of measurement consisting of 1024 (2<sup>10</sup>) **bytes.** In this usage, *kilo* (from the Greek, meaning a thousand) stands for 1024. Thus, 64K memory equals 65,536 bytes. See also **megabyte.** 

**KSW:** The symbolic name of the location in the computer's memory where the standard input link (namely, to the keyboard) is stored. *KSW* stands for *keyboard switch*.

#### language: See programming language.

**language card:** A peripheral card that, when placed in slot 0 of a 48K Apple II or Apple II Plus, gives the computer a total of 64K of memory. If you have an Apple II or Apple II Plus, you need a language card or the equivalent to use ProDOS.

**language translator:** A system program that reads another program written in a particular programming language and either executes it directly or converts it into some other language (such as machine language) for later execution. See **interpreter**, **compiler**, **assembler**.

**leading zero:** A zero occurring at the beginning of a decimal number, deleted by most computing programs.

**least significant bit:** The rightmost bit of a binary number. The least significant bit contributes the smallest quantity to the value of the number. Compare **most significant bit.**  LIFO: Acronym for "last in, first out" order, as in a stack.

# line: See program line.

**line feed:** An ASCII character (decimal 10) that ordinarily causes a printer or video display to advance to the next line.

**line number:** A number identifying a program line in an Applesoft BASIC program.

**line width:** The number of characters that fit on a line on the screen or on a page.

**list:** To display on a monitor, or print on a printer, the contents of memory or of a file.

**load:** To transfer information from a peripheral storage medium (such as a disk) into main memory for use—for example, to transfer a program into memory for execution.

local: Connected to or close by the host system.

# location: See memory location.

**logic:** (1) In microcomputers, a mathematical treatment of formal logic using a set of symbols to represent quantities and relationships that can be translated into switching circuits, or *gates*. AND, OR, and NOT are examples of logical gates. Each gate has two states, open or closed, allowing the application of **binary** numbers for solving problems. (2) The systematic scheme that defines the interactions of signals in the design of an automatic data processing system.

**logical operator:** An operator, such as AND, tha combines logical values to produce a logical result, such as true or false; sometimes called a *Boolean operator*. Compare **arithmetic operator**, **relational operator**.

# logic board: See main logic board.

**loop:** A section of a program that is executed repeatedly until a limit or condition is met, such a an index variable's reaching a specified ending value. See **loop.** 

# loop variable: See index variable.

**low-level language:** A programming language that is relatively close to the form the computer's processor can execute directly. One statement in a low-level language corresponds to a single machine-language instruction. Examples are 6502 machine language, 6502 assembly language, and 68000 machine and assembly languages. Compare **high-level language.** 

**low-order byte:** The less significant half of a memory address or other two-byte quantity. In the 6502 microprocessor used in the Apple II family of computers, the low-order byte of an address is usually stored first, and the **high-order byte** second. The opposite is true for Macintosh computers.

**low-power Schottky (LS):** A type of **transistortransistor logic (TTL)** integrated circuit having lower power and higher speed than a conventional TTL integrated circuit; named for Walter Schottky (1886–1956), a semiconductor physicist.

**low-resolution graphics:** The display of graphics on a display screen as a 16-color array of blocks, 40 columns wide and 48 rows high. For example, on a Macintosh when the text window is in use, the visible low-resolution graphics display is 40 by 40 plotting points—that is, 40 by 40 **pixels.** See **highresolution graphics.** 

# LS: See low-power Schottky.

machine language: The form in which instructions to a computer are stored in memory for direct execution by the computer's processor. Each model of computer processor (such as the 6502 microprocessor used in the Apple II family of computers) has its own form of machine language.

mainframe computer: A central processing unit or computer that is larger and more powerful than a minicomputer or a personal computer (microcomputer). Frequently called simply a *mainframe* for short. The Apple Access II program and MacTerminal make it possible to communicate with mainframe computers over telecommunications media. **main logic board:** A large circuit board that holds RAM, ROM, the microprocessor, customintegrated circuits, and other components that make the computer a computer.

main memory: The part of a computer's memory whose contents are directly accessible to the microprocessor; usually synonymous with random-access memory (RAM). Programs are loaded into main memory, and that's where the computer keeps information while you're working. Sometimes simply called *memory*. See also readonly memory, read-write memory.

MARK parity: A bit of value 1 appended to a binary number for transmission. The receiving device checks for errors by looking for this value on each character. Compare even parity, odd parity.

**megabyte:** A unit of measurement equal to 1024 kilobytes, or 1,048,576 bytes; abbreviated Mb. See **kilobyte.** 

memory: A hardware component of a computer system that can store information for later retrieval. See main memory, random-access memory, read-only memory, read-write memory.

**memory location:** A unit of main memory that is identified by an address and can hold a single item of information of a fixed size. In the Apple II family of computers, a memory location holds one byte, or eight bits, of information.

**memory-resident:** (1) Stored permanently in memory as firmware (ROM). (2) Held continually in memory even while not in use. DOS is a memory-resident program.

**menu:** A list of choices presented by a program, from which you can select an action.

MHz: Megahertz; one million hertz. See hertz.

**microcomputer:** A computer, such as any of the Apple II or Macintosh computers, whose processor is a **microprocessor**.

#### microprocessor: A computer processor

contained in a single integrated circuit, such as the 6502 or 65C02 microprocessor used in the Apple II family of computers and the 68000 microprocessor used in the Macintosh family. The microprocessor is the **central processing unit** (CPU) of the microcomputer.

**microsecond:** One millionth of a second. Abbreviated  $\mu$ s.

**millisecond:** One thousandth of a second. Abbreviated ms.

**mode:** A state of a computer or system that determines its behavior. A manner of operating.

**modem:** Short for *MOdulator/DEModulator*. A peripheral device that links your computer to other computers and information services using the telephone lines.

**modifier key:** A key (Apple, Caps Lock, Control, Option, Shift) that generates no keyboard events of its own, but changes the meaning of other keys or mouse actions. Also called a *control key*.

**modulate:** To modify or alter a signal so as to transmit information. For example, conventional broadcast radio transmits sound by modulating the amplitude (amplitude modulation, or *AM*) or the frequency (frequency modulation, or *FM*) of a carrier signal.

#### monitor: See video monitor.

**Monitor program:** A system program built into the firmware of some computers, used for directly inspecting or changing the contents of main memory and for operating the computer at the machine-language level. The Monitor program activates the disk drive when you turn on the computer.

**most significant bit:** The leftmost bit of a binary number. The most significant bit contributes the largest quantity to the value of the number. For example, in the binary number 10110 (decimal value 22), the leftmost bit has the decimal value 16  $(2^4)$ . Compare **least significant bit.** 

**mouse:** A small device you move around on a flat surface next to your computer. The mouse controls a pointer on the screen whose movements correspond to those of the mouse. You use the pointer to select menu items, to move data, and to draw with in graphics programs.

**mouse button:** The button on the top of the mouse. In general, pressing the mouse button initiates some action on whatever is under the pointer, and releasing the button confirms the action.

**nanosecond:** One billionth of a second. Abbreviated ns.

**nested loop:** A loop contained within the body of another loop and executed repeatedly during each pass through the outer loop. See **loop**.

**nested subroutine call:** A call to a subroutine from within the body of another subroutine.

**nibble:** A unit of data equal to half a byte, or four bits. A nibble can hold any value from 0 to 15.

**NOT:** A unary logical operator that produces a true result if its operand is false, and a false result if its operand is true. Compare **AND**, **OR**, **exclusive OR**.

**NTSC:** (1) Abbreviation for *National Television Standards Committee*. The committee that defined the standard format used for transmitting broadcast video signals in the United States. (2) The standard video format defined by the NTSC.

#### object code: See object program.

**object program:** The translated form of a program produced by a language translator such as a compiler or assembler. Also called *object code*. Compare **source program.** 

odd parity: In data transmission, the use of an extra bit set to 0 or 1 as necessary to make the total number of 1 bits an odd number; used as a means of error checking. Compare even parity, MARK parity.

opcode: See operation code.

# Open Apple: A control key on the

Apple II-family keyboards; on later keyboards, simply called the *Apple key*.

**operand:** A value to which an operator is applied. The value on which an operation code operates. Compare **argument.** 

**operating system:** A program that organizes the actions of the parts of the computer and its peripheral devices. See **disk operating system**.

**operation code:** The part of a machine-language instruction that specifies the operation to be performed. Often called *opcode*.

**operator:** A symbol or sequence of characters, such as + or AND, specifying an operation to be performed on one or more values (the operands) to produce a result. See **arithmetic operator**, **relational operator**, **logical operator**, **unary operator**, **binary operator**.

**option:** (1) Something chosen or available as a choice; for instance, items in a menu. (2) An **argument** whose provision is optional.

**OR:** A logical operator that produces a true result if either or both of its operands are true, and a false result if both of its operands are false. Compare **exclusive OR, AND, NOT.** 

**output:** Information transferred from a computer to some external destination, such as the display screen, a disk drive, a printer, or a modem.

**output routine:** A machine-language routine that performs the sending of characters. The standard output routine sends characters to the screen. A different output routine might, for example, send them to a printer.

**overflow:** The condition that exists when an attempt is made to put more data into a given memory area than it can hold; for example, a computational result that exceeds the allowed range.

**override:** To modify or cancel an instruction by issuing another one.

**overrun:** A condition that occurs when the processor does not retrieve a received character from the receive data register of the Asynchronous Communications Interface Adapter (ACIA) before the subsequent character arrives. The ACIA automatically sets bit 2 (OVR) of its status register; subsequent characters are lost. The receive data register contains the last valid data word received.

**page:** (1) A screenful of information on a video display. In the Apple II family of computers, a page consists of 24 lines of 40 or 80 characters each. (2) An area of main memory containing text or graphical information being displayed on the screen. (3) A segment of main memory 256 bytes long and beginning at an address that is an even multiple of 256.

#### page zero: See zero page.

**parallel interface:** An **interface** in which several bits of information (typically 8 bits, or 1 byte) are transmitted simultaneously over different wires or channels. Compare **serial interface**.

parity: Sameness of level or count, usually the count of 1 bits in each character, used for error checking in data transmission. See even parity, MARK parity, odd parity, parity bit.

**Pascal:** A high-level programming language with statements that resemble English phrases. Pascal was designed to teach programming as a systematic approach to problem solving. Named after the philosopher and mathematician Blaise Pascal.

pass: A single execution of a loop.

# PC board: See printed-circuit board.

**peek:** To read information directly from a location in the computer's memory.

**peripheral:** (adj) At or outside the boundaries of the computer itself, either physically (as a peripheral device) or in a logical sense (as a peripheral card). (n) Short for *peripheral device*.

**peripheral bus:** The **bus** used for transmitting information between the computer and peripheral devices connected to the computer's expansion slots or ports.

**peripheral card:** A removable printed-circuit board that plugs into one of the computer's expansion slots. Peripheral cards allow the computer to use peripheral devices or to perform some subsidiary or peripheral function.

**peripheral device:** A piece of hardware—such as a video monitor, disk drive, printer, or modem—used in conjunction with a computer and under the computer's control. Peripheral devices are often (but not necessarily) physically separate from the computer and connected to it by wires, cables, or some other form of interface. They often require **peripheral cards**.

#### peripheral slot: See expansion slot.

**phase:** (1) A stage in a periodic process. A point in a cycle. For example, the 6502 microprocessor uses a clock cycle consisting of two phases called  $\Phi$  0 and  $\Phi$  1. (2) The relationship between two periodic signals or processes.

**PILOT:** Acronym for *Programmed Inquiry, Learning, Or Teaching.* A high-level programming language designed for teachers and used to create computer-aided instruction (CAI) lessons that include color graphics, sound effects, lesson text, and answer checking. SuperPILOT is an enhanced version of the original Apple II PILOT programming language.

**pipelining:** A feature of a processor that enables it to begin fetching the next instruction before it has finished executing the current instruction. All else being equal, processors with this feature run faster than those without it.

**pixel:** Short for *picture element*. A point on the graphics screen; the visual representation of a bit on the screen (white if the bit is 0, black if it's 1). Also, a location in video memory that maps to a point on the graphics screen when the viewing window includes that location.

**plotting vector:** A code representing a single step in drawing a shape on the high-resolution graphics screen. The plotting vector specifies whether to plot a point at the current screen position, and in what direction to move (up, down, left, or right) before processing the next vector. See **shape definition, shape table.** 

**pointer:** An item of information consisting of the memory address of some other item. For example, Applesoft BASIC maintains internal pointers to the most recently stored variable, the most recently typed program line, and the most recently read data item, among other things. The 6502 uses one of its internal registers as a pointer to the top of the stack.

**point of call:** The point in a program from which a subroutine or function is called.

**poke:** To store information directly into a location in the computer's memory.

**pop:** To remove the top entry from a **stack**, moving the stack pointer to the entry below it. Synonymous with *pull*. Compare **push**.

port: In the Apple IIc, slots are called ports.

**power supply:** A circuit that draws electrical power from a power outlet and converts it to the kind of power the computer can use.

**power supply case:** The metal case inside most Apple II and Macintosh computers that houses the power supply. The Apple IIc uses an external power supply case.

**PR#:** An Applesoft BASIC command that sends output to a slot or a machine-language program. It specifies an output routine in the ROM on a peripheral card or in a machine-language routine in RAM by changing the address of the standard output routine used by the computer.

**precedence:** The order in which operators are applied in evaluating an expression. Precedence varies from language to language, but usually resembles the precedence rules of algebra. **printed-circuit board:** A hardware component of a computer or other electronic device, consisting of a flat, rectangular piece of rigid material, commonly Fiberglas, to which integrated circuits and other electronic components are connected.

**procedure:** In the Pascal and Logo programming languages, a set of instructions that work as a unit; approximately equivalent to the term **subroutine** in BASIC.

**processor:** The hardware component of a computer that performs the actual computation by directly executing instructions represented in machine language and stored in main memory. See **microprocessor.** 

**ProDOS:** An Apple II operating system designed to support hard disk drives like the ProFile, as well as floppy disk storage devices. ProDOS stands for *Professional Disk Operating System*. Compare **Disk Operating System (DOS).** 

**ProDOS command:** Any one of the 28 commands recognized by ProDOS.

**program:** (n) A set of instructions describing actions for a computer to perform in order to accomplish some task, conforming to the rules and conventions of a particular programming language. (v) To write a program.

**program line:** The basic unit of an Applesoft BASIC program, consisting of one or more statements separated by colons (:).

programming language: A set of symbols and associated rules or conventions for writing programs. BASIC, Logo, and Pascal are programming languages.

**prompt:** A message on the screen that tells you of some need for response or action. A prompt usually takes the form of a symbol, a message, a dialog box, or a menu of choices.

**prompt character:** A text character displayed on the screen, usually just to the left of a **cursor**, where your next action is expected. The prompt character often identifies the program or component of the system that's prompting you. For example, Applesoft BASIC uses a square bracket prompt character (]); Integer BASIC, an angle bracket (>); and the system Monitor program, an asterisk (\*).

prompt line: A specific area on the display reserved for prompts.

**protocol:** A formal set of rules for sending and receiving data on a communication line.

**Protocol Converter:** A set of machine language routines used in the Apple II family for performing block device I/O. See **Smartport**.

**push:** To add an entry to the top of a **stack**, moving the stack pointer to point to it. Compare **pop.** 

**queue:** A list in which entries are added at one end and removed at the other, causing entries to be removed in first-in, first-out (FIFO) order. Compare **stack**.

**QWERTY keyboard:** The standard layout of keys on a typewriter keyboard; its name is formed from the first six letters on the top row of letter keys. Compare **Dvorak keyboard.** 

radio-frequency (RF) modulator: A device that makes your television set work as a monitor.

RAM: See random-access memory.

random-access memory (RAM): Memory in which information can be referred to in an arbitrary or random order. As an analogy, a book is a random-access storage device in that it can be opened and read at any point. RAM usually means the part of memory available for programs from a disk; the programs and other data are lost when the computer is turned off. A computer with 512K RAM has 512 kilobytes available to the user. (Technically, the read-only memory [ROM] is also random access, and what's called RAM should correctly be termed read-write memory.) Compare read-only memory, read-write memory.

random-access text file: A text file that is partitioned into an unlimited number of uniformlength compartments called *records*. When you open a random-access text file for the first time, you must specify its record length. No record is placed in the file until written to. Each record can be individually read from or written to—hence, *random-access*.

**raster:** The pattern of parallel lines making up the image on a video display screen. The image is produced by controlling the brightness of successive points on the individual lines of the raster.

**read:** To transfer information into the computer's memory from outside the computer (such as a disk drive or modem) or into the computer's processor from a source external to the processor (such as the keyboard or main memory).

read-only memory (ROM): Memory whose contents can be read, but not changed; used for storing firmware. Information is placed into read-only memory once, during manufacture; it then remains there permanently, even when the computer's power is turned off. Compare random-access memory, read-write memory. **read-write memory:** Memory whose contents can be both read and changed (or *written to*). The information contained in read-write memory is erased when the computer's power is turned off and is permanently lost unless it has been saved or a disk or other storage device. Compare **randomaccess memory, read-only memory.** 

**real number:** In computer usage, a number that may include a fractional part; represented inside the computer in **floating-point** form. Because a real number is of infinite precision, this representation is usually approximate. Compare **integer.** 

**receive data register:** A read-only register in the serial port ACIA (at \$C098 for port 1 and \$C0A8 for port 2) that stores the most recent character successfully received.

**register:** A location in a processor or other chip where an item of information is held and modified under program control.

relational operator: An operator, such as >, that operates on numeric values to produce a logical result. Compare arithmetic operator, logical operator.

**Request-To-Send:** An RS-232-C signal from a DTE to a DCE that serves to prepare the DCE for data transmission.

**reserved word:** A word or sequence of characters reserved by a programming language for some special use and therefore unavailable as a variable name in a program.

resident: See memory-resident, diskresident.

**return address:** The point in a program to which control returns on completion of a subroutine or function.

# RF modulator: See radio-frequency modulator.

**RGB monitor:** A type of color monitor that receives separate signals for each color (red, green, and blue). See **composite video.** 

#### ROM: See read-only memory.

**routine:** A part of a program that accomplishes some task subordinate to the overall task of the program.

row: A horizontal arrangement of character cells or graphics **pixels** on the screen.

**RS-232 cable:** Any cable that is wired in accordance with the RS-232 standard, which is the common serial data communication interface standard.

#### RTS: See Request-To-Send.

run: (1) To execute a program. When a program *runs*, the computer performs the instructions. (2) To load a program into main memory from a peripheral storage medium, such as a disk, and execute it.

**save:** To store information by transferring the information from main memory to a disk. Work not saved disappears when you turn off the computer or when the power is interrupted.

#### screen: See display screen.

scroll: To move all the text on the screen upward or downward, and, in some cases, sideways. See viewport, window.

serial interface: An interface in which information is transmitted sequentially, a bit at a time, over a single wire or channel. Compare parallel interface.

**setup time:** The amount of time a signal must be valid in advance of some event. Compare **hold time.** See **valid signal.** 

**silicon (Si):** A solid, crystalline chemical element from which integrated circuits are made. Silicon is a *semiconductor*; that is, it conducts electricity better than insulators, but not as well as metallic conductors. Silicon should not be confused with silica—that is, silicon dioxide, such as quartz, opal, or sand—or with silicone, any of a group of organic compounds containing silicon. simple variable: A variable that is not an element of an array.

**68000:** The microprocessor used in the Macintosh and Macintosh Plus.

**6502:** The microprocessor used in the Apple II, in the Apple II Plus, and in early models of the Apple IIe.

**65C02:** The microprocessor used in the enhanced Apple IIe, the extended keyboard IIe, and the Apple IIc.

**slot:** A narrow socket inside the computer where you can install peripheral cards. Also called an **expansion slot.** 

**Smartport:** A set of machine language routines used in the Apple II family for performing block device I/O. See **Protocol Converter.** 

**soft switch:** Also called a *software switch;* a means of changing some feature of the computer from within a program. For example, **DIP switch** settings on ImageWriter printers can be overridden with soft switches. Specifically, a soft switch is a location in memory that produces some special effect whenever its contents are read or written.

**software:** A collective term for **programs**, the instructions that tell the computer what to do. They're usually stored on disks. Compare **hardware**, firmware.

#### source code: See source program.

**source program:** The form of a program given to a language translator, such as a compiler or assembler, for conversion into another form; sometimes called *source code*. Compare **object program**.

**space character:** A text character whose printed representation is a blank space, typed from the keyboard by pressing the Space bar.

**SPACE parity:** A bit value of 0 appended to a binary number for transmission. The receivng device can look for this value on each character as a means of error checking.

**stack:** A list in which entries are added (pushed) or removed (popped) at one end only (the top of the stack), causing them to be removed in last-in, first-out (LIFO) order. Compare **queue.** 

standard instruction: An instruction automatically present when no superseding instruction has been received.

**start bit:** A transition from a MARK signal to a SPACE signal for one bit-time, indicating that next string of bits represents a character.

**starting value:** The value assigned to the index variable on the first pass through a loop.

**start up:** To get the system running. Starting up is the process of first reading the operating system program from the disk, and then running an application program.

**startup disk:** A disk with all the necessary program files—such as the Finder and System files contained in the System folder in Macintosh—to set the computer into operation. In Apple II, sometimes called a *boot disk*.

**statement:** A unit of a program in a high-level language that specifies an action for the computer to perform. A statement typically corresponds to several instructions of machine language.

**status register:** A location in the ACIA (at \$C099 for port 1 and \$C0A9 for port 2) that stores the state of two RS-232-C signals and the state of the transmit and receive data registers, as well as the outcome of the most recent character transfer.

**step value:** The amount by which the index variable changes on each pass through a loop.

**stop bit:** A MARK signal following a data string (or the optional parity bit), indicating the end of a character.

**string:** An item of information consisting of a sequence of text characters.

strobe: A signal whose change is used to trigger some action.

**subroutine:** A part of a program that can be executed on request from another point in the program and that returns control, on completion, to the point of the request.

**synchronous:** A mode of data transmission in which a constant time interval exists between transmission of successive bits, characters, or events. Compare **asynchronous**.

synchronous transmission: A transmission process that uses a clocking signal to ensure an integral number of unit (time) intervals between any two characters. Compare **asynchronous transmission.** 

**syntax:** (1) The rules governing the structure of statements or instructions in a programming language. (2) A representation of a command that specifies all the possible forms the command can take.

**system:** A coordinated collection of interrelated and interacting parts organized to perform some function or achieve some purpose—for example, a computer system comprising a processor, keyboard, monitor, and disk drive.

# system configuration: See configuration.

**system program:** A program that makes the resources and capabilities of the computer available for general purposes, such as an operating system or a language translator. Compare **application program.** 

**system software:** The component of a computer system that supports application programs by managing system resources such as memory and I/O devices.

**tab:** An ASCII character that commands a device such as a printer to start printing at a preset location (called a *tab stop*). There are two such characters: horizontal tab (hex 09) and vertical tab (hex 0B). TAB works like the tabs on a typewriter.

**television set:** A display device capable of receiving broadcast video signals (such as commercial television broadcasts) by means of an antenna. Can be used in combination with a radio-frequency modulator as a display device for the Apple II family of computers. Compare **video monitor.** 

**text:** (1) Information presented in the form of readable characters. (2) The display of characters on a display screen. Compare **graphics.** 

**text window:** An area on the video display screen within which text is displayed and scrolled.

traces: Electrical paths that connect the components on a circuit board.

transistor-transistor logic (TTL): (1) A family of integrated circuits having bipolar circuit logic; TTLs are used in computers and related devices. (2) A standard for interconnecting such circuits, which defines the voltages used to represent logical zeros and ones.

transmit data register: A location in the ACIA (at location \$C098 for port 1 and \$C0A8 for port 2) that holds the current character to be transmitted.

**troubleshoot:** To locate and correct the cause of a problem or malfunction, especially in hardware. Compare **debug.** 

TTL: See transistor-transistor logic.

#### turnkey disk: See startup disk.

**unary operator:** An operator that applies to a single operand. For example, the minus sign (-) in a negative number such as -6 is a unary arithmetic operator. Compare **binary operator**.

unconditional branch: A branch that does not depend on the truth of any condition. Compare conditional branch.

**value:** An item of information that can be stored in a variable, such as a number or a string.

variable: (1) A location in the computer's memory where a value can be stored. (2) The symbol used in a program to represent such a location. Compare **constant.** 

**vector:** (1) The starting address of a program segment, when used as a common point for transferring control from other programs. (2) A memory location used to hold a vector, or the address of such a location.

video: (1) A medium for transmitting information in the form of images to be displayed on the screen of a cathode-ray tube. (2) Information organized or transmitted in video form.

video monitor: A display device that can receive video signals by direct connection only, and that cannot receive broadcast signals such as commercial television. Can be connected directly to the computer as a display device. Compare television set.

**viewport:** All or part of the display screen used by an application program to display a portion of the information (such as a document, picture, or worksheet) on which a program is working. Compare **window.** 

**volume:** A general term referring to a storage device; a source of or a destination for information. A volume has a name and a volume directory with the same name. Its information is organized into files.

warm start: The process of transferring control back to the operating system in response to a failure in an application program. Compare cold start.

**window:** The portion of a collection of information (such as a document, picture, or worksheet) that is visible in a viewport on the display screen. Compare **viewport**.

word: A group of bits that is treated as a unit; the number of bits in a word is a characteristic of each particular computer.

write: To transfer information from the computer to a destination external to the computer (such as a disk drive, printer, or modem) or from the computer's processor to a destination external to the processor (such as main memory).

write-enable notch: The square cutout on one edge of a 5.25-inch disk's jacket. If there is no write-enable notch, or if it is covered with a writeprotect tab, the disk drive can read information from the disk, but cannot write on it.

write protect: To protect the information on a 5.25-inch disk by covering the write-enable notch with a write-protect tab, preventing the disk drive from writing any new information onto the disk. Compare copy protect.

write-protect tab: (1) A small adhesive sticker used to write protect a 5.25-inch disk by covering the write-enable notch. (2) The small plastic tab i the corner of a 3.5-inch disk jacket. You lock (writ protect) the disk by sliding the tab toward the edge of the disk; you unlock the disk by sliding the tab back so that it covers the rectangular hole.

**X register:** One of the two index registers in the 6502 microprocessor.

**Y register:** One of the two index registers in the 6502 microprocessor.

**zero page:** The first page (256 bytes) of memory in the Apple II family of computers, also called *page zero*. Since the high-order byte of any address in this page is zero, only the low-order byte is needed to specify a zero-page address; thi makes zero-page locations more efficient to address, in both time and space, than locations i any other page of memory.



- Addendum to the Design Guidelines. Cupertino, Calif.: Apple Computer, Inc., 1984.
- Applesoft BASIC Programmer's Reference Manual, Vols. 1 and 2. For the Apple II, IIe, and IIc. Cupertino, Calif.: Apple Computer, Inc., 1982. The version that applies to both the Apple IIe and the Apple IIc has Apple product number A2L0084 (Vol. 1) and A2L0085 (Vol. 2).
- Applesoft Tutorial. Cupertino, Calif.: Apple Computer, Inc., 1982.
- Apple IIe Design Guidelines. Cupertino, Calif.: Apple Computer, Inc., 1982.
- Apple II Monitors Peeled. Cupertino, Calif.: Apple Computer, Inc., 1978. Currently not updated for Apple IIe and IIc, but a good introduction to Apple II–series input/output procedures; also useful for historical background.
- Leventhal, Lance. 6502 Assembly Language Programming. Berkeley, Calif.: Osborne/McGraw-Hill, 1979.
- Synertek Hardware. Santa Clara, Calif.: Synertek Incorporated, 1976. Does not contain instructions new to 65C02, but is the only currently available manufacturer's hardware manual for 6500-series microcomputers.
- Synertek Programming. Santa Clara, Calif.: Synertek Incorporated, 1976. The only currently available manufacturer's programming manual for 6500-series microcomputers.
- Watson, Allen, III. "A Simplified Theory of Video Graphics, Part I." Byte, Vol. 5, No. 11 (November 1980).
  - ------. "A Simplified Theory of Video Graphics, Part II." *Byte,* Vol. 5, No. 12 (December 1980).
- ———. "More Colors for Your Apple." *Byte, Vol.* 4, No. 6 (June 1979).

Wozniak, Steve. "System Description: The Apple II." Byte, Vol. 2, No. 5 (May 1977).



Cast of Characters \* (asterisk) 59, 104 @ (at sign) 113 \ (backslash) 59, 63 ^ (caret) 225 : (colon) 216, 224 \$ (dollar) 225 . (period) 206 ? (question mark) 59, 169, 179 \_ (underscore) 179 A

accumulator 18, 64, 69, 84, 90, 115 ACIA block diagram 276 command register 280 control register 278-279 register locations for port 1 159 register locations for port 2 173 status register 130, 281 transmit/receive register 282 acoustic coupler 177 addresses Applesoft BASIC interpreter 326 display 259-261 firmware 322-327 hardware 316-321, 353-356 I/O link 56-58 memory 20 mouse port 325 port 323-325 RAM 22, 351 ROM 22-23, 250, 351-352 serial port 323-324 video display 101 video firmware 324

addressing modes 26, 226 65C02 302, 304 AltChar switch 102, 243, 360 alternate character set 69, 70, 88, 92. 360 AltZP switch 28, 242 analog inputs 200 any-key-down (AKD) 78, 243, 255 Apple Integer BASIC 308, 330, 348, 356, 388 Apple Language Card 351 Apple Logo II 330 Applesoft BASIC 169, 308, 329, 388 mouse and 195-196 Applesoft BASIC interpreter 14, 23, 36, 51, 52, 59, 63, 204, 214, 250, 352 addresses 326 Apple IIc block diagram 235-236 schematic diagrams 291-296 Apple II computers, interrupts 332 Apple II series differences 348-365 disk I/O 361 hardware 365 I/O 357 keyboard 357-359 machine identification 350 memory structure 351-356 video display 359-360 A register 18, 43, 84, 113-115, 192, 213 arithmetic, hexadecimal 215 arrow keys 4 ASCII character set 3, 70, 78, 80-81, 381-382, 391-395

ASCII codes 58, 78, 80-81, 89, 164, 368 ASCII input mode 209 assembler 220 assembly language, mouse and, 195-196 assembly-language programs, debugging 221 asterisk (\*) 59, 204 asynchronous communications interface adapter 130 at sign (@) 113 AUD 256, 365 audio output jack 8, 256 automatic repeat 3, 358 Autostart ROM 356 auxiliary memory 42-44, 74, 106, 160-161, 175, 269 screen holes 315 auxiliary RAM 22, 184

#### В

back panel 9-10 backslash ( $\)$  59, 63 backspace 63, 114 BadBlock \$2D error 151 BadCmd \$01 error 150 BadCtl \$21 error 150 BadCtlParm \$22 error 150 BadPCnt \$04 error 150 BadUnit \$11 error 150 Bank2 switch 241 bank selector switches 27-35 bank-switched memory 24-35 BASIC command 228 baud rate serial port 1 163 serial port 2 177-178

bell 114 bell character 115 Bell routine 84 Bell1 routine 84 bits 384-386 blanking intervals 257 block device I/O firmware, entry points 23 block-type devices 120 BREAK signal 163 BRK (\$00) instructions 212, 221, 334 handling 337-338 buffers display 38, 99 input 36, 38 serial I/O 343-345, 362 BusErr \$06 error 150 button interrupt mode 188 bytes 384-386

#### C

CALL -151 command 223 Canadian keyboard 375 cancel line 63 Caps Lock 5, 81, 358, 360 caret (^) 225 carriage return (CR) 63, 114, 164, 179 carry bit 43 cassette I/O 364 C command 156, 170 CH (cursor horizontal) 64 character generator 14, 263 control signals 266 character output switch (CSW) 57, 64, 71, 84, 101, 113, 115 characters at sign (@) 113 command 155, 205 control 4, 5, 60, 65-67, 70, 114, 165, 392 flashing 69, 70, 88-89 inverse 69, 70, 88-89 lowercase 395 normal 69, 70, 88-89 prompt 59 special 393 uppercase 394

character sets 358-360 alternate 69, 70, 88, 92, 360 ASCII 3, 70, 78, 80-81, 381-382, 391-395 display 89 MouseText 91 primary 69, 70, 88, 359 screen 6 text 88-89 ClampMouse routine 194 ClearMouse routine 193 CIEOLZ routine 112, 113 clock rate 237 clock signals 239-241 CLOSE call 127, 141-142 ClrEOL routine 112, 113 ClrEOP routine 112, 113 ClrScr routine 112, 113 ClrTop routine 112, 113 CmdNum 125 **CMOS 237** code conversions 391 cold start 51, 121-122 colon (:) 216, 224 colors double high-resolution graphics 99 high-resolution 97, 268 low-resolution 94, 266 column-address strobe (CAS) 252 command character 155, 205 command number 125, 127 command register, ACIA 280 connectors 9-10 disk drive 274 external power 234 hand controller 199-200, 287 keyboard 254 mouse 187, 284 serial port 154, 278 video expansion 270 video output 270 CONTINUE BASIC command 228 Control 5, 81, 255, 358 Control-\ 67 Control-[ 67 Control-] 67 Control-\_ 67 Control-A 169, 171, 172, 179, 362 Control-A I 181, 184

Control-A Q 184 Control-A T 180-182, 184 Control-B 214, 228 Control-C 67, 204, 214, 228, 341 CONTROL call 127, 136-139 control characters 4, 5, 60, 65-67, 70, 114, 165, 392 Control-D 155, 169 Control-E 213, 228 Control-G 65, 66, 84 Control-H 63, 65, 66 Control-I 155, 158, 165, 362 Control-J 65, 66 Control-K 57, 66, 228 Control-L 66 control list 137, 138 Control-M 65, 66, 118 Control-N 66 Control-O 66, 90 Control-P 57, 90, 215, 228 Control-Q 66 Control-R 66, 172, 181, 184 control register ACIA, 278-279 Control-Reset 4, 49, 51, 52, 81, 121, 123, 162, 171, 176, 204, 218 Control-S 66, 67, 341 Control-T 171 Control-U 63, 66, 82 Control-V 66, 158, 172 Control-W 66, 158 Control-X 60, 63, 67, 82 Control-Y 67, 218, 228 Control-Z 67 COut routine 63, 64, 90, 112, 113, 214 COut1 routine 56, 60, 65, 67, 68, 70, 112, 114 CP/M 328 **CPU 13** CR See carriage return CROut routine 112, 114 CROut1 routine 112, 114 CSW 57, 64, 71, 84, 101, 113, 155 CSWH 57 CSWL 57 C3COut1 routine 56, 61, 62, 65-67, 68, 70 C3KeyIn routine 56, 58, 61, 62

536 Index

cursor blinking question mark 169, 179 blinking underscore 179 mouse 187 movement keys 4, 62 CV (cursor vertical) 64

# D

Data Carrier Detect 281 data format serial port 1 163 serial port 2 177-178 data inputs 23 Data Set Ready (DSR) 281 Data Terminal Ready (DTR) 280 data transfer 42-43 debugging 212, 221 decimal 387-388 negative 388-389 Delete 4, 358 device control block (DCB) 130, 138 device information block (DIB) 131 DevSpec \$30-\$3F error 151 DHiRes switch 46, 102, 103 disassembler 220 disk controller unit 15, 247-248, 273, 365 disk drive 8-9 connector 274 connector signals 274 I/O 120-121, 273-274, 361 I/O port 120-121 disk-use light 3, 7 display addresses mapping 259-261 transformation 260 display bits, high-resolution 96 display character sets 89 display formats inverse 214 normal 214 display memory addressing 258, 260 switches 44-46 display modes 104, 261-269, 360 switching 101-105

display pages 99-101 HRP1 38 HRP1X 38 HRP2 39, 269 HRP2X 39, 269 maps 105-111 TLP1 36 TLP1X 38 TLP2 38 TLP2X 38 display soft switches 50, 101-105 DisVBl switch 190 DisXY switch 189 DMA transfers 357 dollar sign (\$) 225 DOS 51, 57, 58, 155, 169, 204, 214, 312, 328, 332 Down Arrow 4 Dvorak keyboard 6-7, 358, 370

# E

editing, GetLn 63 80Col switch 101, 102, 243 80-column display 38, 64, 68, 86, 91, 92, 100, 106, 358 addressing 263 dot patterns 269 map 108 switching to 5 80/40 switch 3, 5 80Store switch 39, 45, 101, 102, 106, 241 EnbXY switch 189 English keyboard 372 enhanced video firmware 249-250 EnlCRAM switch 242 entry points firmware 23 memory expansion card 122 Monitor 322, 326-327 ports 71 UniDisk 3.5 I/O 122 EnVBl switch 190 environmental specifications 232 Escape 5, 60-62, 358 escape codes 60-62, 82 Escape Control-Q 215, 228

EXAMINE command 213, 228 expansion ROM space 74 expansion slots 357 Extended 80-Column Text Card 351, 354, 360 EXTINT 276, 342

#### F

F command 156, 170 firmware 13 addresses 322-327 disk I/O 120 display mode 104 enhanced video 249-250 entry points 23 I/O 71-73 mouse 191-196 protocols 72-73 serial port 1 160 serial port 2 174 Smartport 124 firmware routines Monitor 112-115 mouse 193-194 video 116-118 flag inputs 23 flags inverse 69, 70 keyboard 78 flashing characters 69, 70, 88-89 forced cold-start reset 50, 52 FORMAT call 127, 135-136 Fortran 330 40-column display 5, 50, 86, 91, 92, 94, 259, 358 addressing 263 map 107 memory 261 switching to 5 48K memory 36-39 switches 39 French keyboard 373-374 full-duplex operation 182-184 function keys 4

G

game input 198-201 characteristics 199 game paddles 198, 287 GCR 247 general logic unit (GLU) 15, 245-246, 365 German keyboard 376-377 GetLn routine 36, 59–60, 78, 82, 205 escape codes 60-62 GetLn1 routine 82 GetLnZ routine 82 global storage 36 GO command 219 graphics display buffer 38 double high-resolution 97-98, 111, 269 high-resolution 38-39, 95-97, 110, 267-268 low-resolution 94-95, 109, 266-267 mixed-mode 98-99

#### Η

half-duplex operation 180-181 hand controller 198 circuits 288 connector 287 connector signals 199-200, 287 input and output 287-290, 363-364 signals 289, 364 handle 232 hardware 365 addresses 316-321, 353-356 headphone jack 8, 256 hexadecimal 387-389 hexadecimal arithmetic 215 hexadecimal notation 225 high-resolution graphics 38-39, 95-97, 267-268 double 97-98, 111, 269 map 110 HiRes switch 45, 103, 241, 243, 354

HLine routine 112, 114 HomeMouse routine 194 HOME routine 112, 114 horizontal-count bits 259–260 HRP1 38 HRP1X 38 HRP2 39, 269 HRP2X 39, 269

I command 156, 170, 228 identification bytes 73 index registers 18 INIT call 127, 139-140 InitMouse routine 194 IN#n command 57 IN#2 command 169, 171, 172, 176, 179, 180–183 IN#4 command 196 input buffer 36 input/output unit (IOU) 15, 243-244, 256, 365 inputs analog 200 data 23 flag 23 game 198-201 hand controller 287-290, 363-364 keyboard 78-82 mouse 186–198, 282–286, 363 switch 200 input subroutines 58-63 GetLn 59-60 KeyIn 58-59 Monitor 82 RdKey 58, 78, 341 Integer BASIC 308, 330, 348, 356, 388 integrated circuits 13, 241-248 Integrated Woz Machine (IWM) 15, 247-248, 273, 365 internal converter 234-235 specifications 234 Interrupt Request 281

interrupts 74, 331-347, 357 bypassing 345-347 external 342-343 EXTINT 276 handling 334-345 keyboard 341-342 mouse 50, 187-188, 190-191, 339-340, 345-346, 354 serial 343-345 Smartport 130, 138 sources 338-339 VBlInt 187–188, 190, 243 vectors 333-334 XInt 190 YInt 190 inverse characters 69, 70, 88-89 INVERSE command 90, 214, 228 inverse display 214 inverse flag 69, 70 I/O 357 cassette 364 disk 273–274, 361 disk drive 120-121 links 56-58 memory expansion card 123 port 71-74 serial 274-282, 361-362 Smartport 123-124 IOError \$27 error 150 IOUDis switch 45, 103, 189, 355 IRO 334 ISO keyboard 371 Italian keyboard 378-379

#### J

jacks headphone 8, 256 output 8, 256 joysticks 198, 199

K command 156, 170 keyboard 3-7, 254-255, 357-359 Canadian 375 characteristics 79 circuit diagram 254 Dvorak 6-7, 358, 370 encoder 78 English 372 features 3 flag 78 French 373-374 German 376-377 input buffer 36, 38 inputs 78-82 interrupts 340-342 ISO 371 Italian 378-379 layouts and codes 3, 6-7, 366-381 Sholes 6, 358, 367–368 signals 255 specifications 3 strobe 78, 339, 353 switch 3, 6–7 Western Spanish 380-381 keyboard input switch (KSW) 57, 71, 101 KeyIn routine 56–57, 58–59, 78 keys cursor movement 4, 62 modifier 5, 81 special function 4 KSW 57, 71, 101 KSWH 57 KSWL 57

#### L

K

languages 329–330 last opened location 205 L command 156, 170 Left Arrow 4, 63 LF See line feed line feed 114, 164, 179 LIST command 220–221, 225 Logo II 330 lowercase characters 395 low-resolution graphics 94–95, 266–267 map 109

#### Μ

Machine Language Interface 125 machine-language programs 219-221 main logic board 12-15 main memory 42-44, 161, 175, 269 screen holes 313-314 main RAM 22 maps display address 259-261 display page 105-111 48K memory 37 memory 20, 308-321 ROM 397, 398 M command 156, 171 memory addressing 248-253 auxiliary 42-44, 74, 106, 160-161, 175, 269, 315 bank-switched 24-35 changing contents 208-210 comparing data 211-212 dump 206-208 examining 206 48K 36-39 main 42-44, 161, 175, 269, 313-314 maps 20, 308-321 moving data 210-211 **RAM 13** range 207 **ROM 13** 

memory addresses 20 display 258, 260 hardware page 316-321 port I/O 72-73 port screen hole 74 text window 68-69 memory bus organization 249 memory expansion 14 mouse and 191, 195 memory expansion card 120, 250, 291 entry points 122 I/O 123 startup routine 122 memory management unit (MMU) 15, 241–242, 365 memory pages \$00 (zero page) 20, 24, 25, 308-311 \$01 (stack) 20, 24, 25 \$02 (input buffer) 36 \$03 (global storage, vectors) 36, 312 \$04-\$07 (TLP1) 36-38 \$08 (communication port buffers) 38 \$08-\$0B (TLP2) 38 \$20-\$3F (HRP1) 38 \$40-\$5F (HRP2) 39 \$D0-\$FF 26 microprocessor 13, 18-19 See also 65C02 microprocessor Mini-Assembler address formats 226 instruction formats 226 starting 223-224 using 224–226 mixed-mode displays 98-99 MIXED switch 102, 243, 354 MLI 125 modem 177-178 modem port, commands 170-172 modifier keys 5, 81

Monitor 5, 23, 36, 57, 59, 63, 161, 176, 258, 312, 356 entry points 322, 326-327 firmware routines 112-115 game support 201 input routines 82 interrupts 74 memory location 204 output 270 speaker routines 84 vectors 326-327 Monitor commands advanced 216-218 debugging 221 machine-language program 219-221 memory 205-212 register 212-213 repeating 217-218 summary 227-229 syntax 205 mouse as hand controller 198 assembly-language support 195-196 BASIC support 195–196 button signals 286 circuits 285 connector 284 connector signals 284 defaults 50 firmware entry points 23 firmware routines 193-194 inputs 186-198, 282-286, 363 interrupts 50, 339-340, 345-346, 354 I/O firmware support 191-196 operating modes 187-188 Pascal support 195 port characteristics 186 screen holes 196-197 soft switches 189-191 waveforms 283 mouse port addresses 325 I/O firmware protocol 195 screen holes 197 MouseText 69, 70, 88, 90, 360 characters 91

MouX1 switch 190 MouY1 switch 190 MoveAux routine 42–43 MOVE command 210–211, 216–217, 227 movement/button interrupt mode 188 movement interrupt mode 187–188 multiplexing 251 RAM address 252

#### Ν

N command 228 nD command 156, 170 negative decimal 388-389 next changeable location 205, 208 - 209nibbles 94, 384, 386 nnB command 156, 170 nnn command 156, 170 nnnN command 157, 171, 362 NoDrive \$28 error 151 NonFatal \$50-\$7F error 151 normal characters 69, 70, 88-89 NORMAL command 90, 214, 228 normal display 214 NoWrite \$2B error 150 nP command 157, 171 NTSC 86, 96, 97, 257, 270 #6 command 155 #7 command 169 #8 command 169

# 0

O Control-K 215 OffLine \$2F error 151 Open Apple 4, 52, 81, 200, 221, 222, 358 Open Apple-Control-Reset 52, 121, 162, 176, 361 OPEN call 127, 140–141 operating systems 214, 328–329 output jack 256 outputs hand controller 363-364 speaker 82-84 strobe 24 video display 116-118 video signal 270-273 output subroutines 64-70 COut 64 COut1 65 C3Out1 65-67 overflow bit 44

#### P

paddles 198, 287 Page 1 20, 36-38, 50, 269 high-resolution 95 text 100, 106 Page 1X 38, 269 text 100 Page 2 20, 39 high-resolution 95 text 100 Page2 switch 45, 102, 241, 243, 354 Page 2X 38, 39 pages, display See display pages pages, memory See memory pages PAL 257 parity bit 163 Pascal 56, 68, 72, 124, 169, 330, 332 mouse and 195 video control functions 117-118 Pascal Operating System 329 Pdl0 287 Pdl1 287 **PEEK 329** period (.) 206 peripheral-card memory spaces 352-353 peripheral identification numbers (PIN) 389-390 PInit routine 116

pinouts GLU 246 IOU 243 IWM 247 MMU 242 **RAM 251** ROM 249, 250 6551 277 TMG 245 video expansion connector 272 PLOT routine 112, 114 **POKE 329** ports characteristics 71 disk I/O 120-121 entry points 71 I/O 71-74 mouse 186, 325 printer 155-157 ROM space 73 screen hole RAM space 74 serial 275 serial port 1 22, 154-165 serial port 2 22, 38, 167-184 video output 86 PosMouse routine 193 power converter 234-235 specifications 234 power light 3, 7 power-on reset 50 power supply 11-12 specifications 233, 383 PR#n command 57 PR#0 command 198 PR#1 command 155, 159, 162, 181 PR#2 command 169, 171, 172, 179, 181, 183, 184 PR#3 command 90, 196 PR#4 command 196, 198 PR#7 command 328 PRBl2 routine 112, 114 PrByte routine 112, 115 PRead routine 116, 201 P register 18, 213 PrErr routine 112, 115

PrHex routine 112, 115 primary character set 69, 70, 88, 359 PRINTER command 155 printer port, commands 155-157 PrntAX routine 113, 115 processor status register 18, 213 ProDOS 51, 57, 124, 155, 169, 204, 214, 312, 328, 332 Machine Language Interface 125 program counter (PC) 18 prompt characters 59 Protocol Converter 124 PStatus routine 118 PTrig switch 190 PWrite routine 117

#### Q

Q command 171 question mark (?) 59 blinking 169, 179

# R

**RAM 13** addressing 251-253 auxiliary 22, 184 main 22 memory expansion card 123 peripheral-card 353 port screen hole 74 refreshing 251-252 Smartport 126 timing 252-253 RAM addresses 22, 351 multiplexing 252 RAMRd switch 39, 44, 242 RAMWrt switch 39, 44, 242 R command 157, 171 Rd63 switch 190 Rd80Col switch 102 Rd80Store switch 45, 102 RdAltChar switch 102 RdAltZP switch 28 RdBnk2 switch 28 RdBtn0 switch 190

RdChar routine 82 RdDHiRes switch 46, 103 RdHiRes switch 45, 103 RdIOUDis switch 46, 103, 189 RdKey routine 58, 78, 341 **RdLCRAM** switch 28 **RdMIXED** switch 102 RdPage2 switch 45, 102 RdRAMRd switch 39 RdRAMWrt switch 39 RdTEXT switch 102 RdVBlMsk switch 190 RdX0Edge switch 189 RdXYMsk switch 189 RdY0Edge switch 190 READ BLOCK call 126, 132-133 READ call 127 ReadMouse routine 188, 192, 193 registers 18-19 changing 213 command 280 control 278-279 examining 213 shift 263, 268 Smartport 125 status 18, 130, 213, 281 transmit/receive 282 REMIN command 169 REMOUT command 169 Request to Send (RTS) 280 Reset 3, 4, 81, 358 reset routine 49-50 reset vectors 50-53 Return 4, 60, 169, 204, 206, 208, 209, 213, 215, 224, 227 return from subroutine (RTS) 57, 219 retype 63 RGB 269 Right Arrow 4, 63, 82 **ROM 13** addresses 22-23, 351-352 addressing 249-250 Autostart 356 character generator 14, 266, 267 Monitor 356 peripheral-card 352

ROMEN1 250 ROMEN2 250 ROM map auxiliary side 398 main side 397 ROM space expansion 74 port 73 row-address strobe (RAS) 252 RstVBl switch 190 RstXInt switch 189, 242 RstXY switch 189 RstYInt switch 190, 242 RTS Request to Send 280 return from subroutine 57, 219

# S

S command 157, 171 screen holes 38, 312-315 auxiliary memory 315 main memory 313-314 mouse 196-197 serial port 1 160-161 serial port 2 174-175 SCRN routine 113, 115 serial buffering 343-344 serial cards 361-362 serial I/O 274-282, 361-362 buffers 362 serial port 361-362 circuits 275 connectors 278 connector signals 278 serial port 1 22, 154-165 addresses 323 at startup 159 carriage return and line feed 164 characteristics 154, 161-165 data format and baud rate 163 displaying output 165 hardware page locations 159 I/O firmware support 160 screen holes 160-161 sending special characters 165 using 155-158

serial port 2 22, 38, 167-184 addresses 324 at startup 173 carriage return and line feed 179 characteristics 168-169, 176 - 184commands 170-172 data format and baud rate 177-178 hardware page locations 173-174 I/O firmware support 174 routing input and output 179-184 screen holes 174-175 using 169-173 ServeMouse routine 187, 188, 193, 339 SetCol routine 113, 115 SetMouse routine 192, 193, 339 SetPWRC routine 53 Shift 5, 81, 255, 358 shift register 263, 268 Sholes keyboard 6, 358, 367-368 signals BREAK 163 character generator 266 clock 239-241 disk drive connector 274 GLU 246 hand controller 199-200, 289, 364 hand controller connector 287 IOU 243-244 IWM 247 keyboard 255 MMU 242 mouse button 286 mouse connector 187, 284 RAM timing 253 ROM 250 serial port connector 278 65C02 305 6551 277 synchronization 257 timing 264–265 TMG 245 video expansion connector 272-273 video output 270-273

65C02 microprocessor 13, 75, 237-241, 297-307 addressing modes 26, 302, 304 block diagram 237-238, 299 characteristics 300-301 data sheets 298-307 enhancements 301 instruction mnemonics 302 instruction set 306 interrupt handling 333 operational codes 306-307 pin configuration 299 pin function 300 programming model 303 ratings 300 registers 18-19 signal description 305 specifications 239 timing 239–241, 302 versus 6502 297-298 SLOTC3ROM switch 354 SLOTCXROM switch 354 Smartport calls 125-148 commands and parameters 149 error codes 150-151 I/O interface 123-124 locating 124 soft switches 20, 24 bank selector 27 display 50, 101-105 mouse 189-191 Solid Apple 4, 52, 81, 200, 221, 222, 358 Solid Apple-Control-X 341 speaker 359 circuit diagram 256 outputs 82-84 volume control 8, 256 special characters 393 special function keys 4 specifications environmental 232 power supply 233, 383 65C02 239 S register 18, 213 stack pointer 18, 213 startup 121-123 STATUS call 126, 128-132

status register, ACIA 130, 281 STEP command 221–223 stop-list function 67 STORE command 216, 227 strobes column-address 252 keyboard 78, 255, 339, 353 outputs 24 row-address 252 Super Serial Card 179, 361, 362 Sw0 287 Sw1 287 switch inputs 200 synchronization signals 257

#### T

Tab 4, 358 T command 171, 180-183 terminal mode 179, 184 text, character sets 88-89 text display 263 characteristics 93 40-column 5, 50, 86, 91, 92, 94, 107, 259, 261, 358 80-column 5, 38, 64, 68, 86, 91, 92, 100, 106, 108, 269, 358 switching 93 text Page 1 100, 106 text Page 1X 100 text Page 2 100 TEXT switch 102, 243, 354 text window 68-69 timing generator (TMG) 15, 245, 365 TLP1 36 TLP1X 38 TLP2 38 TLP2X 38 toggle switches 24 TRACE command 221-223 transmit/receive register, ACIA 282 transparent mode 187

#### U

underscore (\_), blinking 179 UniDisk 3.5 120, 124, 130, 223 control list 138 I/O entry points 122 Up Arrow 4 uppercase characters 394 USER command 218, 228

#### V

validity-check byte 51, 53 VBlInt switch 243 vectors 36, 56 interrupt 333-334 Monitor 326-327 reset 50-53 VERIFY command 211-212, 217, 227 vertical blanking 338, 354, 360 active modes 188 vertical-count bits 260 VID 270, 365 video counters 257-258 video display 257-273, 359-360 addresses 101 circuits 262 I/O firmware support 116-118 modes 261-269 specifications 87 video expansion connector signals 272-273 output 271-273 video output firmware addresses 324 entry points 23 video output port, characteristics 86 video output signals 257, 270-273 VLine routine 113, 115 voltage converter 11-12 volume control 8, 256 VTabZ routine 113

#### W

warm start 50, 51, 123 Western Spanish keyboard 380–381 WNDW 257 words 385 WRITE BLOCK call 127, 134–135 WRITE call 127, 143–144

# X

X0 243, 284 X0Edge switch 189 X1 284 X command 157, 171 XFer routine 42–44, 312 XInt 190, 354 XON/XOFF protocol 171 X register 18, 43, 73, 84, 114, 115, 118, 128, 192, 201, 213

# Y

Y0 243, 284
Y0Edge switch 190
Y1 284
YInt 190, 354
Y register 18, 43, 113, 114, 115, 128, 192, 201, 213

# Z

Z command 157, 165, 171

#### THE APPLE PUBLISHING SYSTEM

This Apple manual was written, edited, and composed on a desktop publishing system using the Apple Macintosh<sup>™</sup> Plus and Microsoft<sup>®</sup> Word. Proof and final pages were created on the Apple LaserWriter<sup>®</sup> Plus. POSTSCRIPT<sup>™</sup>, the LaserWriter's page-description language, was developed by Adobe Systems Incorporated.

Text type is ITC Garamond<sup>®</sup> (a downloadable font distributed by Adobe Systems). Display type is ITC Avant Garde Gothic<sup>®</sup>. Bullets are ITC Zapf Dingbats<sup>®</sup>. Program listings are set in Apple Courier, a monospaced font.

# The Apple Technical Library The Official Publications from Apple<sup>®</sup> Computer, Inc.

The Apple Technical Library offers programmers, developers, and enthusiasts the most complete technical information available on Apple computers, peripherals, and software. The Library consists of technical manuals for the Apple II family of computers, the Macintosh family of computers, key peripherals, and programming environments.

Apple Technical Library titles on the Apple II family include technical references to the Apple IIe, Apple IIc, and Apple IIGs computers, with detailed descriptions of the hardware, firmware, ProDOS operating system, and the built-in programming tools that programmers and developers can draw upon. In addition to a technical introduction and programmer's guide to the Apple IIGs, there are tutorials and references for Applesoft BASIC and Instant Pascal programmers.

The Inside Macintosh Library provides complete technical references to the Macintosh 512, Macintosh 512 enhanced, Macintosh Plus, Macintosh SE, and Macintosh II computers. Individual volumes provide technical introductions and programmer's guides to the Macintosh as well as detailed information on hardware, firmware, system software, and programming tools. The Inside Macintosh Library offers the most detailed and complete source of information available for the Macintosh family of computers.

In addition, titles in the Apple Technical Library offer references to the wide range of important printers, communications standards, and programming environments such as the Standard Apple Numerics Environment (SANE) to help programmers and experienced users get the most out their computer systems.



# Apple IIc Technical Reference Manual

The Official Publication from Apple Computer, Inc.

Apple's definitive guide to all versions of the Apple<sup>®</sup> IIc personal computer. Written and produced by the people at Apple Computer, this manual provides a comprehensive, single-source reference for programmers and hardware designers.

The *Apple IIc Technical Reference Manual* describes all aspects of the IIc including its physical characteristics, the hardware/firmware locations that control memory and I/O, and the electrical and electronic implementation of machine features and capabilities. Summary tables provide quick reference to all of the I/O firmware entry points, including those used by the system's Smartport.

The manual describes:

- Memory organization and control.
- Apple IIc I/O interface, including keyboard and speaker, video display modes (including graphics modes), internal and external disk drives, the Apple IIc Memory Expansion Card, serial ports, and the mouse and game port.
- Use of the system Monitor routines in the IIc firmware to disassemble and debug machine-language programs.
- The hardware, including pinouts of custom ICs and internal/external connectors, plus schematic diagrams.

Appendixes contain quick-reference tables, describe interrupt handling, and include product comparisons of all members of the Apple II family of computers.

This edition of the *Apple IIc Technical Reference Manual* also includes firmware listings for the new Apple IIc Memory Expansion Card. Information on obtaining firmware listings for earlier versions of the IIc, as well as supplementary technical information, is provided.

Apple Computer, Inc. 20525 Mariani Avenue Cupertino, California 95014 (408) 996-1010 TLX 171-576

Addison-Wesley Publishing Company, Inc.

030-1238-B Printed in U.S.A.

ISBN 0-201-17752-8